清除了启动文件,自己添加这部分
This commit is contained in:
XerolySkinner
@@ -1,356 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32f103xe.s
|
|
||||||
;* Author : MCD Application Team
|
|
||||||
;* Description : STM32F103xE Devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Configure the clock system
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the Cortex-M3 processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;******************************************************************************
|
|
||||||
;* @attention
|
|
||||||
;*
|
|
||||||
;* Copyright (c) 2017 STMicroelectronics.
|
|
||||||
;* All rights reserved.
|
|
||||||
;*
|
|
||||||
;* This software component is licensed by ST under BSD 3-Clause license,
|
|
||||||
;* the "License"; You may not use this file except in compliance with the
|
|
||||||
;* License. You may obtain a copy of the License at:
|
|
||||||
;* opensource.org/licenses/BSD-3-Clause
|
|
||||||
;*
|
|
||||||
;******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x00000400
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x00000200
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window Watchdog
|
|
||||||
DCD PVD_IRQHandler ; PVD through EXTI Line detect
|
|
||||||
DCD TAMPER_IRQHandler ; Tamper
|
|
||||||
DCD RTC_IRQHandler ; RTC
|
|
||||||
DCD FLASH_IRQHandler ; Flash
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line 0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line 1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line 2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line 3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line 4
|
|
||||||
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
|
|
||||||
DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
|
|
||||||
DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
|
|
||||||
DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
|
|
||||||
DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
|
|
||||||
DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
|
|
||||||
DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
|
|
||||||
DCD ADC1_2_IRQHandler ; ADC1 & ADC2
|
|
||||||
DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
|
|
||||||
DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
|
|
||||||
DCD CAN1_RX1_IRQHandler ; CAN1 RX1
|
|
||||||
DCD CAN1_SCE_IRQHandler ; CAN1 SCE
|
|
||||||
DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
|
|
||||||
DCD TIM1_BRK_IRQHandler ; TIM1 Break
|
|
||||||
DCD TIM1_UP_IRQHandler ; TIM1 Update
|
|
||||||
DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
|
|
||||||
DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
|
|
||||||
DCD TIM8_BRK_IRQHandler ; TIM8 Break
|
|
||||||
DCD TIM8_UP_IRQHandler ; TIM8 Update
|
|
||||||
DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
|
|
||||||
DCD ADC3_IRQHandler ; ADC3
|
|
||||||
DCD FSMC_IRQHandler ; FSMC
|
|
||||||
DCD SDIO_IRQHandler ; SDIO
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_IRQHandler ; TIM6
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
|
|
||||||
DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
|
|
||||||
DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
|
|
||||||
DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
IMPORT __main
|
|
||||||
IMPORT SystemInit
|
|
||||||
LDR R0, =SystemInit
|
|
||||||
BLX R0
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMPER_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel7_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC1_2_IRQHandler [WEAK]
|
|
||||||
EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT USBWakeUp_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC3_IRQHandler [WEAK]
|
|
||||||
EXPORT FSMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDIO_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel4_5_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_IRQHandler
|
|
||||||
TAMPER_IRQHandler
|
|
||||||
RTC_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Channel1_IRQHandler
|
|
||||||
DMA1_Channel2_IRQHandler
|
|
||||||
DMA1_Channel3_IRQHandler
|
|
||||||
DMA1_Channel4_IRQHandler
|
|
||||||
DMA1_Channel5_IRQHandler
|
|
||||||
DMA1_Channel6_IRQHandler
|
|
||||||
DMA1_Channel7_IRQHandler
|
|
||||||
ADC1_2_IRQHandler
|
|
||||||
USB_HP_CAN1_TX_IRQHandler
|
|
||||||
USB_LP_CAN1_RX0_IRQHandler
|
|
||||||
CAN1_RX1_IRQHandler
|
|
||||||
CAN1_SCE_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_IRQHandler
|
|
||||||
TIM1_UP_IRQHandler
|
|
||||||
TIM1_TRG_COM_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
USBWakeUp_IRQHandler
|
|
||||||
TIM8_BRK_IRQHandler
|
|
||||||
TIM8_UP_IRQHandler
|
|
||||||
TIM8_TRG_COM_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
ADC3_IRQHandler
|
|
||||||
FSMC_IRQHandler
|
|
||||||
SDIO_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Channel1_IRQHandler
|
|
||||||
DMA2_Channel2_IRQHandler
|
|
||||||
DMA2_Channel3_IRQHandler
|
|
||||||
DMA2_Channel4_5_IRQHandler
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
@@ -1,463 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32f429xx.s
|
|
||||||
;* Author : MCD Application Team
|
|
||||||
;* Description : STM32F429x devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the CortexM4 processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;* <<< Use Configuration Wizard in Context Menu >>>
|
|
||||||
;*******************************************************************************
|
|
||||||
;
|
|
||||||
;* Redistribution and use in source and binary forms, with or without modification,
|
|
||||||
;* are permitted provided that the following conditions are met:
|
|
||||||
;* 1. Redistributions of source code must retain the above copyright notice,
|
|
||||||
;* this list of conditions and the following disclaimer.
|
|
||||||
;* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
||||||
;* this list of conditions and the following disclaimer in the documentation
|
|
||||||
;* and/or other materials provided with the distribution.
|
|
||||||
;* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
||||||
;* may be used to endorse or promote products derived from this software
|
|
||||||
;* without specific prior written permission.
|
|
||||||
;*
|
|
||||||
;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
||||||
;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
||||||
;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
||||||
;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
||||||
;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
||||||
;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
||||||
;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
||||||
;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
||||||
;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
||||||
;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
||||||
;
|
|
||||||
;*******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x00000400
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x00000200
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window WatchDog
|
|
||||||
DCD PVD_IRQHandler ; PVD through EXTI Line detection
|
|
||||||
DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
|
|
||||||
DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
|
|
||||||
DCD FLASH_IRQHandler ; FLASH
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line4
|
|
||||||
DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
|
|
||||||
DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
|
|
||||||
DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
|
|
||||||
DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
|
|
||||||
DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
|
|
||||||
DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
|
|
||||||
DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
|
|
||||||
DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
|
|
||||||
DCD CAN1_TX_IRQHandler ; CAN1 TX
|
|
||||||
DCD CAN1_RX0_IRQHandler ; CAN1 RX0
|
|
||||||
DCD CAN1_RX1_IRQHandler ; CAN1 RX1
|
|
||||||
DCD CAN1_SCE_IRQHandler ; CAN1 SCE
|
|
||||||
DCD EXTI9_5_IRQHandler ; External Line[9:5]s
|
|
||||||
DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
|
|
||||||
DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
|
|
||||||
DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; External Line[15:10]s
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
|
|
||||||
DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
|
|
||||||
DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
|
|
||||||
DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
|
|
||||||
DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
|
|
||||||
DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
|
|
||||||
DCD FMC_IRQHandler ; FMC
|
|
||||||
DCD SDIO_IRQHandler ; SDIO
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
|
|
||||||
DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
|
|
||||||
DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
|
|
||||||
DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
|
|
||||||
DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
|
|
||||||
DCD ETH_IRQHandler ; Ethernet
|
|
||||||
DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
|
|
||||||
DCD CAN2_TX_IRQHandler ; CAN2 TX
|
|
||||||
DCD CAN2_RX0_IRQHandler ; CAN2 RX0
|
|
||||||
DCD CAN2_RX1_IRQHandler ; CAN2 RX1
|
|
||||||
DCD CAN2_SCE_IRQHandler ; CAN2 SCE
|
|
||||||
DCD OTG_FS_IRQHandler ; USB OTG FS
|
|
||||||
DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
|
|
||||||
DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
|
|
||||||
DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
|
|
||||||
DCD USART6_IRQHandler ; USART6
|
|
||||||
DCD I2C3_EV_IRQHandler ; I2C3 event
|
|
||||||
DCD I2C3_ER_IRQHandler ; I2C3 error
|
|
||||||
DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
|
|
||||||
DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
|
|
||||||
DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
|
|
||||||
DCD OTG_HS_IRQHandler ; USB OTG HS
|
|
||||||
DCD DCMI_IRQHandler ; DCMI
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD HASH_RNG_IRQHandler ; Hash and Rng
|
|
||||||
DCD FPU_IRQHandler ; FPU
|
|
||||||
DCD UART7_IRQHandler ; UART7
|
|
||||||
DCD UART8_IRQHandler ; UART8
|
|
||||||
DCD SPI4_IRQHandler ; SPI4
|
|
||||||
DCD SPI5_IRQHandler ; SPI5
|
|
||||||
DCD SPI6_IRQHandler ; SPI6
|
|
||||||
DCD SAI1_IRQHandler ; SAI1
|
|
||||||
DCD LTDC_IRQHandler ; LTDC
|
|
||||||
DCD LTDC_ER_IRQHandler ; LTDC error
|
|
||||||
DCD DMA2D_IRQHandler ; DMA2D
|
|
||||||
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
IMPORT SystemInit
|
|
||||||
IMPORT __main
|
|
||||||
|
|
||||||
LDR R0, =SystemInit
|
|
||||||
BLX R0
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMP_STAMP_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT FMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDIO_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_DAC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT USART6_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_IRQHandler [WEAK]
|
|
||||||
EXPORT DCMI_IRQHandler [WEAK]
|
|
||||||
EXPORT HASH_RNG_IRQHandler [WEAK]
|
|
||||||
EXPORT FPU_IRQHandler [WEAK]
|
|
||||||
EXPORT UART7_IRQHandler [WEAK]
|
|
||||||
EXPORT UART8_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI4_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI6_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI1_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2D_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_IRQHandler
|
|
||||||
TAMP_STAMP_IRQHandler
|
|
||||||
RTC_WKUP_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Stream0_IRQHandler
|
|
||||||
DMA1_Stream1_IRQHandler
|
|
||||||
DMA1_Stream2_IRQHandler
|
|
||||||
DMA1_Stream3_IRQHandler
|
|
||||||
DMA1_Stream4_IRQHandler
|
|
||||||
DMA1_Stream5_IRQHandler
|
|
||||||
DMA1_Stream6_IRQHandler
|
|
||||||
ADC_IRQHandler
|
|
||||||
CAN1_TX_IRQHandler
|
|
||||||
CAN1_RX0_IRQHandler
|
|
||||||
CAN1_RX1_IRQHandler
|
|
||||||
CAN1_SCE_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_TIM9_IRQHandler
|
|
||||||
TIM1_UP_TIM10_IRQHandler
|
|
||||||
TIM1_TRG_COM_TIM11_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
OTG_FS_WKUP_IRQHandler
|
|
||||||
TIM8_BRK_TIM12_IRQHandler
|
|
||||||
TIM8_UP_TIM13_IRQHandler
|
|
||||||
TIM8_TRG_COM_TIM14_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
DMA1_Stream7_IRQHandler
|
|
||||||
FMC_IRQHandler
|
|
||||||
SDIO_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_DAC_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Stream0_IRQHandler
|
|
||||||
DMA2_Stream1_IRQHandler
|
|
||||||
DMA2_Stream2_IRQHandler
|
|
||||||
DMA2_Stream3_IRQHandler
|
|
||||||
DMA2_Stream4_IRQHandler
|
|
||||||
ETH_IRQHandler
|
|
||||||
ETH_WKUP_IRQHandler
|
|
||||||
CAN2_TX_IRQHandler
|
|
||||||
CAN2_RX0_IRQHandler
|
|
||||||
CAN2_RX1_IRQHandler
|
|
||||||
CAN2_SCE_IRQHandler
|
|
||||||
OTG_FS_IRQHandler
|
|
||||||
DMA2_Stream5_IRQHandler
|
|
||||||
DMA2_Stream6_IRQHandler
|
|
||||||
DMA2_Stream7_IRQHandler
|
|
||||||
USART6_IRQHandler
|
|
||||||
I2C3_EV_IRQHandler
|
|
||||||
I2C3_ER_IRQHandler
|
|
||||||
OTG_HS_EP1_OUT_IRQHandler
|
|
||||||
OTG_HS_EP1_IN_IRQHandler
|
|
||||||
OTG_HS_WKUP_IRQHandler
|
|
||||||
OTG_HS_IRQHandler
|
|
||||||
DCMI_IRQHandler
|
|
||||||
HASH_RNG_IRQHandler
|
|
||||||
FPU_IRQHandler
|
|
||||||
UART7_IRQHandler
|
|
||||||
UART8_IRQHandler
|
|
||||||
SPI4_IRQHandler
|
|
||||||
SPI5_IRQHandler
|
|
||||||
SPI6_IRQHandler
|
|
||||||
SAI1_IRQHandler
|
|
||||||
LTDC_IRQHandler
|
|
||||||
LTDC_ER_IRQHandler
|
|
||||||
DMA2D_IRQHandler
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
@@ -1,636 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32h743xx.s
|
|
||||||
;* @author MCD Application Team
|
|
||||||
;* version : V1.2.0
|
|
||||||
;* Date : 29-December-2017
|
|
||||||
;* Description : STM32H7xx devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the Cortex-M processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;* <<< Use Configuration Wizard in Context Menu >>>
|
|
||||||
;*******************************************************************************
|
|
||||||
;
|
|
||||||
; Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
|
||||||
; You may not use this file except in compliance with the License.
|
|
||||||
; You may obtain a copy of the License at:
|
|
||||||
;
|
|
||||||
; http://www.st.com/software_license_agreement_liberty_v2
|
|
||||||
;
|
|
||||||
; Unless required by applicable law or agreed to in writing, software
|
|
||||||
; distributed under the License is distributed on an "AS IS" BASIS,
|
|
||||||
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
||||||
; See the License for the specific language governing permissions and
|
|
||||||
; limitations under the License.
|
|
||||||
;
|
|
||||||
;*******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x800
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x000
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window WatchDog interrupt ( wwdg1_it)
|
|
||||||
DCD PVD_AVD_IRQHandler ; PVD/AVD through EXTI Line detection
|
|
||||||
DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
|
|
||||||
DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
|
|
||||||
DCD FLASH_IRQHandler ; FLASH
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line4
|
|
||||||
DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
|
|
||||||
DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
|
|
||||||
DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
|
|
||||||
DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
|
|
||||||
DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
|
|
||||||
DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
|
|
||||||
DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
|
|
||||||
DCD ADC_IRQHandler ; ADC1, ADC2
|
|
||||||
DCD FDCAN1_IT0_IRQHandler ; FDCAN1 interrupt line 0
|
|
||||||
DCD FDCAN2_IT0_IRQHandler ; FDCAN2 interrupt line 0
|
|
||||||
DCD FDCAN1_IT1_IRQHandler ; FDCAN1 interrupt line 1
|
|
||||||
DCD FDCAN2_IT1_IRQHandler ; FDCAN2 interrupt line 1
|
|
||||||
DCD EXTI9_5_IRQHandler ; External Line[9:5]s
|
|
||||||
DCD TIM1_BRK_IRQHandler ; TIM1 Break interrupt
|
|
||||||
DCD TIM1_UP_IRQHandler ; TIM1 Update Interrupt
|
|
||||||
DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation Interrupt
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; External Line[15:10]
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break Interrupt and TIM12 global interrupt
|
|
||||||
DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update Interrupt and TIM13 global interrupt
|
|
||||||
DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare Interrupt
|
|
||||||
DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
|
|
||||||
DCD FMC_IRQHandler ; FMC
|
|
||||||
DCD SDMMC1_IRQHandler ; SDMMC1
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
|
|
||||||
DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
|
|
||||||
DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
|
|
||||||
DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
|
|
||||||
DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
|
|
||||||
DCD ETH_IRQHandler ; Ethernet
|
|
||||||
DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
|
|
||||||
DCD FDCAN_CAL_IRQHandler ; FDCAN calibration unit interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
|
|
||||||
DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
|
|
||||||
DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
|
|
||||||
DCD USART6_IRQHandler ; USART6
|
|
||||||
DCD I2C3_EV_IRQHandler ; I2C3 event
|
|
||||||
DCD I2C3_ER_IRQHandler ; I2C3 error
|
|
||||||
DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
|
|
||||||
DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
|
|
||||||
DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
|
|
||||||
DCD OTG_HS_IRQHandler ; USB OTG HS
|
|
||||||
DCD DCMI_IRQHandler ; DCMI
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD RNG_IRQHandler ; Rng
|
|
||||||
DCD FPU_IRQHandler ; FPU
|
|
||||||
DCD UART7_IRQHandler ; UART7
|
|
||||||
DCD UART8_IRQHandler ; UART8
|
|
||||||
DCD SPI4_IRQHandler ; SPI4
|
|
||||||
DCD SPI5_IRQHandler ; SPI5
|
|
||||||
DCD SPI6_IRQHandler ; SPI6
|
|
||||||
DCD SAI1_IRQHandler ; SAI1
|
|
||||||
DCD LTDC_IRQHandler ; LTDC
|
|
||||||
DCD LTDC_ER_IRQHandler ; LTDC error
|
|
||||||
DCD DMA2D_IRQHandler ; DMA2D
|
|
||||||
DCD SAI2_IRQHandler ; SAI2
|
|
||||||
DCD QUADSPI_IRQHandler ; QUADSPI
|
|
||||||
DCD LPTIM1_IRQHandler ; LPTIM1
|
|
||||||
DCD CEC_IRQHandler ; HDMI_CEC
|
|
||||||
DCD I2C4_EV_IRQHandler ; I2C4 Event
|
|
||||||
DCD I2C4_ER_IRQHandler ; I2C4 Error
|
|
||||||
DCD SPDIF_RX_IRQHandler ; SPDIF_RX
|
|
||||||
DCD OTG_FS_EP1_OUT_IRQHandler ; USB OTG FS End Point 1 Out
|
|
||||||
DCD OTG_FS_EP1_IN_IRQHandler ; USB OTG FS End Point 1 In
|
|
||||||
DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI
|
|
||||||
DCD OTG_FS_IRQHandler ; USB OTG FS
|
|
||||||
DCD DMAMUX1_OVR_IRQHandler ; DMAMUX1 Overrun interrupt
|
|
||||||
DCD HRTIM1_Master_IRQHandler ; HRTIM Master Timer global Interrupts
|
|
||||||
DCD HRTIM1_TIMA_IRQHandler ; HRTIM Timer A global Interrupt
|
|
||||||
DCD HRTIM1_TIMB_IRQHandler ; HRTIM Timer B global Interrupt
|
|
||||||
DCD HRTIM1_TIMC_IRQHandler ; HRTIM Timer C global Interrupt
|
|
||||||
DCD HRTIM1_TIMD_IRQHandler ; HRTIM Timer D global Interrupt
|
|
||||||
DCD HRTIM1_TIME_IRQHandler ; HRTIM Timer E global Interrupt
|
|
||||||
DCD HRTIM1_FLT_IRQHandler ; HRTIM Fault global Interrupt
|
|
||||||
DCD DFSDM1_FLT0_IRQHandler ; DFSDM Filter0 Interrupt
|
|
||||||
DCD DFSDM1_FLT1_IRQHandler ; DFSDM Filter1 Interrupt
|
|
||||||
DCD DFSDM1_FLT2_IRQHandler ; DFSDM Filter2 Interrupt
|
|
||||||
DCD DFSDM1_FLT3_IRQHandler ; DFSDM Filter3 Interrupt
|
|
||||||
DCD SAI3_IRQHandler ; SAI3 global Interrupt
|
|
||||||
DCD SWPMI1_IRQHandler ; Serial Wire Interface 1 global interrupt
|
|
||||||
DCD TIM15_IRQHandler ; TIM15 global Interrupt
|
|
||||||
DCD TIM16_IRQHandler ; TIM16 global Interrupt
|
|
||||||
DCD TIM17_IRQHandler ; TIM17 global Interrupt
|
|
||||||
DCD MDIOS_WKUP_IRQHandler ; MDIOS Wakeup Interrupt
|
|
||||||
DCD MDIOS_IRQHandler ; MDIOS global Interrupt
|
|
||||||
DCD JPEG_IRQHandler ; JPEG global Interrupt
|
|
||||||
DCD MDMA_IRQHandler ; MDMA global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SDMMC2_IRQHandler ; SDMMC2 global Interrupt
|
|
||||||
DCD HSEM1_IRQHandler ; HSEM1 global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD ADC3_IRQHandler ; ADC3 global Interrupt
|
|
||||||
DCD DMAMUX2_OVR_IRQHandler ; DMAMUX Overrun interrupt
|
|
||||||
DCD BDMA_Channel0_IRQHandler ; BDMA Channel 0 global Interrupt
|
|
||||||
DCD BDMA_Channel1_IRQHandler ; BDMA Channel 1 global Interrupt
|
|
||||||
DCD BDMA_Channel2_IRQHandler ; BDMA Channel 2 global Interrupt
|
|
||||||
DCD BDMA_Channel3_IRQHandler ; BDMA Channel 3 global Interrupt
|
|
||||||
DCD BDMA_Channel4_IRQHandler ; BDMA Channel 4 global Interrupt
|
|
||||||
DCD BDMA_Channel5_IRQHandler ; BDMA Channel 5 global Interrupt
|
|
||||||
DCD BDMA_Channel6_IRQHandler ; BDMA Channel 6 global Interrupt
|
|
||||||
DCD BDMA_Channel7_IRQHandler ; BDMA Channel 7 global Interrupt
|
|
||||||
DCD COMP1_IRQHandler ; COMP1 global Interrupt
|
|
||||||
DCD LPTIM2_IRQHandler ; LP TIM2 global interrupt
|
|
||||||
DCD LPTIM3_IRQHandler ; LP TIM3 global interrupt
|
|
||||||
DCD LPTIM4_IRQHandler ; LP TIM4 global interrupt
|
|
||||||
DCD LPTIM5_IRQHandler ; LP TIM5 global interrupt
|
|
||||||
DCD LPUART1_IRQHandler ; LP UART1 interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD CRS_IRQHandler ; Clock Recovery Global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SAI4_IRQHandler ; SAI4 global interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD WAKEUP_PIN_IRQHandler ; Interrupt for all 6 wake-up pins
|
|
||||||
|
|
||||||
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
;IMPORT SystemInit
|
|
||||||
;寄存器代码,不需要在这里调用SystemInit函数,故屏蔽掉,库函数版本代码,可以留下
|
|
||||||
;不过需要在外部实现SystemInit函数,否则会报错.
|
|
||||||
IMPORT __main
|
|
||||||
|
|
||||||
IF {FPU} != "SoftVFP" ;通过Target选项卡的Floating Point Hardware选项来控制.
|
|
||||||
;如果选择:Not Used,则不编译以下代码(到ENDIF结束)
|
|
||||||
;如果选择:Use Single/Double Precision,则编译以下代码
|
|
||||||
;Enable Floating Point Support at reset for FPU
|
|
||||||
LDR.W R0, =0xE000ED88 ; Load address of CPACR register
|
|
||||||
LDR R1, [R0] ; Read value at CPACR
|
|
||||||
ORR R1, R1, #(0xF <<20) ; Set bits 20-23 to enable CP10 and CP11 coprocessors
|
|
||||||
; Write back the modified CPACR value
|
|
||||||
STR R1, [R0] ; Wait for store to complete
|
|
||||||
DSB
|
|
||||||
;针对OS应用,FPU寄存器全部由OS压栈保存,关闭硬件压栈
|
|
||||||
; Disable automatic FP register content
|
|
||||||
; Disable lazy context switch
|
|
||||||
LDR.W R0, =0xE000EF34 ; Load address to FPCCR register
|
|
||||||
LDR R1, [R0]
|
|
||||||
AND R1, R1, #(0x3FFFFFFF) ; Clear the LSPEN and ASPEN bits
|
|
||||||
STR R1, [R0]
|
|
||||||
ISB ; Reset pipeline now the FPU is enabled
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
;LDR R0, =SystemInit ;寄存器代码,未用到,屏蔽
|
|
||||||
;BLX R0 ;寄存器代码,未用到,屏蔽
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_AVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMP_STAMP_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN1_IT0_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN2_IT0_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN1_IT1_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN2_IT1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT FMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDMMC1_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_DAC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN_CAL_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT USART6_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_IRQHandler [WEAK]
|
|
||||||
EXPORT DCMI_IRQHandler [WEAK]
|
|
||||||
EXPORT RNG_IRQHandler [WEAK]
|
|
||||||
EXPORT FPU_IRQHandler [WEAK]
|
|
||||||
EXPORT UART7_IRQHandler [WEAK]
|
|
||||||
EXPORT UART8_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI4_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI6_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI1_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2D_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI2_IRQHandler [WEAK]
|
|
||||||
EXPORT QUADSPI_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM1_IRQHandler [WEAK]
|
|
||||||
EXPORT CEC_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C4_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C4_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPDIF_RX_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_IRQHandler [WEAK]
|
|
||||||
EXPORT DMAMUX1_OVR_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_Master_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMA_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMB_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMC_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMD_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIME_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_FLT_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT0_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT1_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT2_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT3_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI3_IRQHandler [WEAK]
|
|
||||||
EXPORT SWPMI1_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM15_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM16_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM17_IRQHandler [WEAK]
|
|
||||||
EXPORT MDIOS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT MDIOS_IRQHandler [WEAK]
|
|
||||||
EXPORT JPEG_IRQHandler [WEAK]
|
|
||||||
EXPORT MDMA_IRQHandler [WEAK]
|
|
||||||
EXPORT SDMMC2_IRQHandler [WEAK]
|
|
||||||
EXPORT HSEM1_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMAMUX2_OVR_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel0_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel4_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel5_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel6_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel7_IRQHandler [WEAK]
|
|
||||||
EXPORT COMP1_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT LPUART1_IRQHandler [WEAK]
|
|
||||||
EXPORT CRS_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI4_IRQHandler [WEAK]
|
|
||||||
EXPORT WAKEUP_PIN_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_AVD_IRQHandler
|
|
||||||
TAMP_STAMP_IRQHandler
|
|
||||||
RTC_WKUP_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Stream0_IRQHandler
|
|
||||||
DMA1_Stream1_IRQHandler
|
|
||||||
DMA1_Stream2_IRQHandler
|
|
||||||
DMA1_Stream3_IRQHandler
|
|
||||||
DMA1_Stream4_IRQHandler
|
|
||||||
DMA1_Stream5_IRQHandler
|
|
||||||
DMA1_Stream6_IRQHandler
|
|
||||||
ADC_IRQHandler
|
|
||||||
FDCAN1_IT0_IRQHandler
|
|
||||||
FDCAN2_IT0_IRQHandler
|
|
||||||
FDCAN1_IT1_IRQHandler
|
|
||||||
FDCAN2_IT1_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_IRQHandler
|
|
||||||
TIM1_UP_IRQHandler
|
|
||||||
TIM1_TRG_COM_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
TIM8_BRK_TIM12_IRQHandler
|
|
||||||
TIM8_UP_TIM13_IRQHandler
|
|
||||||
TIM8_TRG_COM_TIM14_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
DMA1_Stream7_IRQHandler
|
|
||||||
FMC_IRQHandler
|
|
||||||
SDMMC1_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_DAC_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Stream0_IRQHandler
|
|
||||||
DMA2_Stream1_IRQHandler
|
|
||||||
DMA2_Stream2_IRQHandler
|
|
||||||
DMA2_Stream3_IRQHandler
|
|
||||||
DMA2_Stream4_IRQHandler
|
|
||||||
ETH_IRQHandler
|
|
||||||
ETH_WKUP_IRQHandler
|
|
||||||
FDCAN_CAL_IRQHandler
|
|
||||||
DMA2_Stream5_IRQHandler
|
|
||||||
DMA2_Stream6_IRQHandler
|
|
||||||
DMA2_Stream7_IRQHandler
|
|
||||||
USART6_IRQHandler
|
|
||||||
I2C3_EV_IRQHandler
|
|
||||||
I2C3_ER_IRQHandler
|
|
||||||
OTG_HS_EP1_OUT_IRQHandler
|
|
||||||
OTG_HS_EP1_IN_IRQHandler
|
|
||||||
OTG_HS_WKUP_IRQHandler
|
|
||||||
OTG_HS_IRQHandler
|
|
||||||
DCMI_IRQHandler
|
|
||||||
RNG_IRQHandler
|
|
||||||
FPU_IRQHandler
|
|
||||||
UART7_IRQHandler
|
|
||||||
UART8_IRQHandler
|
|
||||||
SPI4_IRQHandler
|
|
||||||
SPI5_IRQHandler
|
|
||||||
SPI6_IRQHandler
|
|
||||||
SAI1_IRQHandler
|
|
||||||
LTDC_IRQHandler
|
|
||||||
LTDC_ER_IRQHandler
|
|
||||||
DMA2D_IRQHandler
|
|
||||||
SAI2_IRQHandler
|
|
||||||
QUADSPI_IRQHandler
|
|
||||||
LPTIM1_IRQHandler
|
|
||||||
CEC_IRQHandler
|
|
||||||
I2C4_EV_IRQHandler
|
|
||||||
I2C4_ER_IRQHandler
|
|
||||||
SPDIF_RX_IRQHandler
|
|
||||||
OTG_FS_EP1_OUT_IRQHandler
|
|
||||||
OTG_FS_EP1_IN_IRQHandler
|
|
||||||
OTG_FS_WKUP_IRQHandler
|
|
||||||
OTG_FS_IRQHandler
|
|
||||||
DMAMUX1_OVR_IRQHandler
|
|
||||||
HRTIM1_Master_IRQHandler
|
|
||||||
HRTIM1_TIMA_IRQHandler
|
|
||||||
HRTIM1_TIMB_IRQHandler
|
|
||||||
HRTIM1_TIMC_IRQHandler
|
|
||||||
HRTIM1_TIMD_IRQHandler
|
|
||||||
HRTIM1_TIME_IRQHandler
|
|
||||||
HRTIM1_FLT_IRQHandler
|
|
||||||
DFSDM1_FLT0_IRQHandler
|
|
||||||
DFSDM1_FLT1_IRQHandler
|
|
||||||
DFSDM1_FLT2_IRQHandler
|
|
||||||
DFSDM1_FLT3_IRQHandler
|
|
||||||
SAI3_IRQHandler
|
|
||||||
SWPMI1_IRQHandler
|
|
||||||
TIM15_IRQHandler
|
|
||||||
TIM16_IRQHandler
|
|
||||||
TIM17_IRQHandler
|
|
||||||
MDIOS_WKUP_IRQHandler
|
|
||||||
MDIOS_IRQHandler
|
|
||||||
JPEG_IRQHandler
|
|
||||||
MDMA_IRQHandler
|
|
||||||
SDMMC2_IRQHandler
|
|
||||||
HSEM1_IRQHandler
|
|
||||||
ADC3_IRQHandler
|
|
||||||
DMAMUX2_OVR_IRQHandler
|
|
||||||
BDMA_Channel0_IRQHandler
|
|
||||||
BDMA_Channel1_IRQHandler
|
|
||||||
BDMA_Channel2_IRQHandler
|
|
||||||
BDMA_Channel3_IRQHandler
|
|
||||||
BDMA_Channel4_IRQHandler
|
|
||||||
BDMA_Channel5_IRQHandler
|
|
||||||
BDMA_Channel6_IRQHandler
|
|
||||||
BDMA_Channel7_IRQHandler
|
|
||||||
COMP1_IRQHandler
|
|
||||||
LPTIM2_IRQHandler
|
|
||||||
LPTIM3_IRQHandler
|
|
||||||
LPTIM4_IRQHandler
|
|
||||||
LPTIM5_IRQHandler
|
|
||||||
LPUART1_IRQHandler
|
|
||||||
CRS_IRQHandler
|
|
||||||
SAI4_IRQHandler
|
|
||||||
WAKEUP_PIN_IRQHandler
|
|
||||||
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
@@ -1,356 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32f103xe.s
|
|
||||||
;* Author : MCD Application Team
|
|
||||||
;* Description : STM32F103xE Devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Configure the clock system
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the Cortex-M3 processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;******************************************************************************
|
|
||||||
;* @attention
|
|
||||||
;*
|
|
||||||
;* Copyright (c) 2017 STMicroelectronics.
|
|
||||||
;* All rights reserved.
|
|
||||||
;*
|
|
||||||
;* This software component is licensed by ST under BSD 3-Clause license,
|
|
||||||
;* the "License"; You may not use this file except in compliance with the
|
|
||||||
;* License. You may obtain a copy of the License at:
|
|
||||||
;* opensource.org/licenses/BSD-3-Clause
|
|
||||||
;*
|
|
||||||
;******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x00000400
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x00000200
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window Watchdog
|
|
||||||
DCD PVD_IRQHandler ; PVD through EXTI Line detect
|
|
||||||
DCD TAMPER_IRQHandler ; Tamper
|
|
||||||
DCD RTC_IRQHandler ; RTC
|
|
||||||
DCD FLASH_IRQHandler ; Flash
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line 0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line 1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line 2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line 3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line 4
|
|
||||||
DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
|
|
||||||
DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
|
|
||||||
DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
|
|
||||||
DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
|
|
||||||
DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
|
|
||||||
DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
|
|
||||||
DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
|
|
||||||
DCD ADC1_2_IRQHandler ; ADC1 & ADC2
|
|
||||||
DCD USB_HP_CAN1_TX_IRQHandler ; USB High Priority or CAN1 TX
|
|
||||||
DCD USB_LP_CAN1_RX0_IRQHandler ; USB Low Priority or CAN1 RX0
|
|
||||||
DCD CAN1_RX1_IRQHandler ; CAN1 RX1
|
|
||||||
DCD CAN1_SCE_IRQHandler ; CAN1 SCE
|
|
||||||
DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
|
|
||||||
DCD TIM1_BRK_IRQHandler ; TIM1 Break
|
|
||||||
DCD TIM1_UP_IRQHandler ; TIM1 Update
|
|
||||||
DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
|
|
||||||
DCD USBWakeUp_IRQHandler ; USB Wakeup from suspend
|
|
||||||
DCD TIM8_BRK_IRQHandler ; TIM8 Break
|
|
||||||
DCD TIM8_UP_IRQHandler ; TIM8 Update
|
|
||||||
DCD TIM8_TRG_COM_IRQHandler ; TIM8 Trigger and Commutation
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
|
|
||||||
DCD ADC3_IRQHandler ; ADC3
|
|
||||||
DCD FSMC_IRQHandler ; FSMC
|
|
||||||
DCD SDIO_IRQHandler ; SDIO
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_IRQHandler ; TIM6
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Channel1_IRQHandler ; DMA2 Channel1
|
|
||||||
DCD DMA2_Channel2_IRQHandler ; DMA2 Channel2
|
|
||||||
DCD DMA2_Channel3_IRQHandler ; DMA2 Channel3
|
|
||||||
DCD DMA2_Channel4_5_IRQHandler ; DMA2 Channel4 & Channel5
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
IMPORT __main
|
|
||||||
IMPORT SystemInit
|
|
||||||
LDR R0, =SystemInit
|
|
||||||
BLX R0
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMPER_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Channel7_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC1_2_IRQHandler [WEAK]
|
|
||||||
EXPORT USB_HP_CAN1_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT USB_LP_CAN1_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT USBWakeUp_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC3_IRQHandler [WEAK]
|
|
||||||
EXPORT FSMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDIO_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Channel4_5_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_IRQHandler
|
|
||||||
TAMPER_IRQHandler
|
|
||||||
RTC_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Channel1_IRQHandler
|
|
||||||
DMA1_Channel2_IRQHandler
|
|
||||||
DMA1_Channel3_IRQHandler
|
|
||||||
DMA1_Channel4_IRQHandler
|
|
||||||
DMA1_Channel5_IRQHandler
|
|
||||||
DMA1_Channel6_IRQHandler
|
|
||||||
DMA1_Channel7_IRQHandler
|
|
||||||
ADC1_2_IRQHandler
|
|
||||||
USB_HP_CAN1_TX_IRQHandler
|
|
||||||
USB_LP_CAN1_RX0_IRQHandler
|
|
||||||
CAN1_RX1_IRQHandler
|
|
||||||
CAN1_SCE_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_IRQHandler
|
|
||||||
TIM1_UP_IRQHandler
|
|
||||||
TIM1_TRG_COM_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
USBWakeUp_IRQHandler
|
|
||||||
TIM8_BRK_IRQHandler
|
|
||||||
TIM8_UP_IRQHandler
|
|
||||||
TIM8_TRG_COM_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
ADC3_IRQHandler
|
|
||||||
FSMC_IRQHandler
|
|
||||||
SDIO_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Channel1_IRQHandler
|
|
||||||
DMA2_Channel2_IRQHandler
|
|
||||||
DMA2_Channel3_IRQHandler
|
|
||||||
DMA2_Channel4_5_IRQHandler
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
@@ -1,463 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32f429xx.s
|
|
||||||
;* Author : MCD Application Team
|
|
||||||
;* Description : STM32F429x devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the CortexM4 processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;* <<< Use Configuration Wizard in Context Menu >>>
|
|
||||||
;*******************************************************************************
|
|
||||||
;
|
|
||||||
;* Redistribution and use in source and binary forms, with or without modification,
|
|
||||||
;* are permitted provided that the following conditions are met:
|
|
||||||
;* 1. Redistributions of source code must retain the above copyright notice,
|
|
||||||
;* this list of conditions and the following disclaimer.
|
|
||||||
;* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
||||||
;* this list of conditions and the following disclaimer in the documentation
|
|
||||||
;* and/or other materials provided with the distribution.
|
|
||||||
;* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
||||||
;* may be used to endorse or promote products derived from this software
|
|
||||||
;* without specific prior written permission.
|
|
||||||
;*
|
|
||||||
;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
||||||
;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
||||||
;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
||||||
;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
||||||
;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
||||||
;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
||||||
;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
||||||
;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
||||||
;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
||||||
;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
||||||
;
|
|
||||||
;*******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x00000400
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x00000200
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window WatchDog
|
|
||||||
DCD PVD_IRQHandler ; PVD through EXTI Line detection
|
|
||||||
DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
|
|
||||||
DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
|
|
||||||
DCD FLASH_IRQHandler ; FLASH
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line4
|
|
||||||
DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
|
|
||||||
DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
|
|
||||||
DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
|
|
||||||
DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
|
|
||||||
DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
|
|
||||||
DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
|
|
||||||
DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
|
|
||||||
DCD ADC_IRQHandler ; ADC1, ADC2 and ADC3s
|
|
||||||
DCD CAN1_TX_IRQHandler ; CAN1 TX
|
|
||||||
DCD CAN1_RX0_IRQHandler ; CAN1 RX0
|
|
||||||
DCD CAN1_RX1_IRQHandler ; CAN1 RX1
|
|
||||||
DCD CAN1_SCE_IRQHandler ; CAN1 SCE
|
|
||||||
DCD EXTI9_5_IRQHandler ; External Line[9:5]s
|
|
||||||
DCD TIM1_BRK_TIM9_IRQHandler ; TIM1 Break and TIM9
|
|
||||||
DCD TIM1_UP_TIM10_IRQHandler ; TIM1 Update and TIM10
|
|
||||||
DCD TIM1_TRG_COM_TIM11_IRQHandler ; TIM1 Trigger and Commutation and TIM11
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; External Line[15:10]s
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
|
|
||||||
DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI line
|
|
||||||
DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break and TIM12
|
|
||||||
DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update and TIM13
|
|
||||||
DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation and TIM14
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare
|
|
||||||
DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
|
|
||||||
DCD FMC_IRQHandler ; FMC
|
|
||||||
DCD SDIO_IRQHandler ; SDIO
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
|
|
||||||
DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
|
|
||||||
DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
|
|
||||||
DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
|
|
||||||
DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
|
|
||||||
DCD ETH_IRQHandler ; Ethernet
|
|
||||||
DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
|
|
||||||
DCD CAN2_TX_IRQHandler ; CAN2 TX
|
|
||||||
DCD CAN2_RX0_IRQHandler ; CAN2 RX0
|
|
||||||
DCD CAN2_RX1_IRQHandler ; CAN2 RX1
|
|
||||||
DCD CAN2_SCE_IRQHandler ; CAN2 SCE
|
|
||||||
DCD OTG_FS_IRQHandler ; USB OTG FS
|
|
||||||
DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
|
|
||||||
DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
|
|
||||||
DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
|
|
||||||
DCD USART6_IRQHandler ; USART6
|
|
||||||
DCD I2C3_EV_IRQHandler ; I2C3 event
|
|
||||||
DCD I2C3_ER_IRQHandler ; I2C3 error
|
|
||||||
DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
|
|
||||||
DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
|
|
||||||
DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
|
|
||||||
DCD OTG_HS_IRQHandler ; USB OTG HS
|
|
||||||
DCD DCMI_IRQHandler ; DCMI
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD HASH_RNG_IRQHandler ; Hash and Rng
|
|
||||||
DCD FPU_IRQHandler ; FPU
|
|
||||||
DCD UART7_IRQHandler ; UART7
|
|
||||||
DCD UART8_IRQHandler ; UART8
|
|
||||||
DCD SPI4_IRQHandler ; SPI4
|
|
||||||
DCD SPI5_IRQHandler ; SPI5
|
|
||||||
DCD SPI6_IRQHandler ; SPI6
|
|
||||||
DCD SAI1_IRQHandler ; SAI1
|
|
||||||
DCD LTDC_IRQHandler ; LTDC
|
|
||||||
DCD LTDC_ER_IRQHandler ; LTDC error
|
|
||||||
DCD DMA2D_IRQHandler ; DMA2D
|
|
||||||
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
IMPORT SystemInit
|
|
||||||
IMPORT __main
|
|
||||||
|
|
||||||
LDR R0, =SystemInit
|
|
||||||
BLX R0
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMP_STAMP_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN1_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_TIM9_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_TIM10_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_TIM11_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT FMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDIO_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_DAC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_TX_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_RX0_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_RX1_IRQHandler [WEAK]
|
|
||||||
EXPORT CAN2_SCE_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT USART6_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_IRQHandler [WEAK]
|
|
||||||
EXPORT DCMI_IRQHandler [WEAK]
|
|
||||||
EXPORT HASH_RNG_IRQHandler [WEAK]
|
|
||||||
EXPORT FPU_IRQHandler [WEAK]
|
|
||||||
EXPORT UART7_IRQHandler [WEAK]
|
|
||||||
EXPORT UART8_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI4_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI6_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI1_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2D_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_IRQHandler
|
|
||||||
TAMP_STAMP_IRQHandler
|
|
||||||
RTC_WKUP_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Stream0_IRQHandler
|
|
||||||
DMA1_Stream1_IRQHandler
|
|
||||||
DMA1_Stream2_IRQHandler
|
|
||||||
DMA1_Stream3_IRQHandler
|
|
||||||
DMA1_Stream4_IRQHandler
|
|
||||||
DMA1_Stream5_IRQHandler
|
|
||||||
DMA1_Stream6_IRQHandler
|
|
||||||
ADC_IRQHandler
|
|
||||||
CAN1_TX_IRQHandler
|
|
||||||
CAN1_RX0_IRQHandler
|
|
||||||
CAN1_RX1_IRQHandler
|
|
||||||
CAN1_SCE_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_TIM9_IRQHandler
|
|
||||||
TIM1_UP_TIM10_IRQHandler
|
|
||||||
TIM1_TRG_COM_TIM11_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
OTG_FS_WKUP_IRQHandler
|
|
||||||
TIM8_BRK_TIM12_IRQHandler
|
|
||||||
TIM8_UP_TIM13_IRQHandler
|
|
||||||
TIM8_TRG_COM_TIM14_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
DMA1_Stream7_IRQHandler
|
|
||||||
FMC_IRQHandler
|
|
||||||
SDIO_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_DAC_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Stream0_IRQHandler
|
|
||||||
DMA2_Stream1_IRQHandler
|
|
||||||
DMA2_Stream2_IRQHandler
|
|
||||||
DMA2_Stream3_IRQHandler
|
|
||||||
DMA2_Stream4_IRQHandler
|
|
||||||
ETH_IRQHandler
|
|
||||||
ETH_WKUP_IRQHandler
|
|
||||||
CAN2_TX_IRQHandler
|
|
||||||
CAN2_RX0_IRQHandler
|
|
||||||
CAN2_RX1_IRQHandler
|
|
||||||
CAN2_SCE_IRQHandler
|
|
||||||
OTG_FS_IRQHandler
|
|
||||||
DMA2_Stream5_IRQHandler
|
|
||||||
DMA2_Stream6_IRQHandler
|
|
||||||
DMA2_Stream7_IRQHandler
|
|
||||||
USART6_IRQHandler
|
|
||||||
I2C3_EV_IRQHandler
|
|
||||||
I2C3_ER_IRQHandler
|
|
||||||
OTG_HS_EP1_OUT_IRQHandler
|
|
||||||
OTG_HS_EP1_IN_IRQHandler
|
|
||||||
OTG_HS_WKUP_IRQHandler
|
|
||||||
OTG_HS_IRQHandler
|
|
||||||
DCMI_IRQHandler
|
|
||||||
HASH_RNG_IRQHandler
|
|
||||||
FPU_IRQHandler
|
|
||||||
UART7_IRQHandler
|
|
||||||
UART8_IRQHandler
|
|
||||||
SPI4_IRQHandler
|
|
||||||
SPI5_IRQHandler
|
|
||||||
SPI6_IRQHandler
|
|
||||||
SAI1_IRQHandler
|
|
||||||
LTDC_IRQHandler
|
|
||||||
LTDC_ER_IRQHandler
|
|
||||||
DMA2D_IRQHandler
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
@@ -1,636 +0,0 @@
|
|||||||
;******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
|
|
||||||
;* File Name : startup_stm32h743xx.s
|
|
||||||
;* @author MCD Application Team
|
|
||||||
;* version : V1.2.0
|
|
||||||
;* Date : 29-December-2017
|
|
||||||
;* Description : STM32H7xx devices vector table for MDK-ARM toolchain.
|
|
||||||
;* This module performs:
|
|
||||||
;* - Set the initial SP
|
|
||||||
;* - Set the initial PC == Reset_Handler
|
|
||||||
;* - Set the vector table entries with the exceptions ISR address
|
|
||||||
;* - Branches to __main in the C library (which eventually
|
|
||||||
;* calls main()).
|
|
||||||
;* After Reset the Cortex-M processor is in Thread mode,
|
|
||||||
;* priority is Privileged, and the Stack is set to Main.
|
|
||||||
;* <<< Use Configuration Wizard in Context Menu >>>
|
|
||||||
;*******************************************************************************
|
|
||||||
;
|
|
||||||
; Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
|
|
||||||
; You may not use this file except in compliance with the License.
|
|
||||||
; You may obtain a copy of the License at:
|
|
||||||
;
|
|
||||||
; http://www.st.com/software_license_agreement_liberty_v2
|
|
||||||
;
|
|
||||||
; Unless required by applicable law or agreed to in writing, software
|
|
||||||
; distributed under the License is distributed on an "AS IS" BASIS,
|
|
||||||
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
||||||
; See the License for the specific language governing permissions and
|
|
||||||
; limitations under the License.
|
|
||||||
;
|
|
||||||
;*******************************************************************************
|
|
||||||
|
|
||||||
; Amount of memory (in bytes) allocated for Stack
|
|
||||||
; Tailor this value to your application needs
|
|
||||||
; <h> Stack Configuration
|
|
||||||
; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Stack_Size EQU 0x800
|
|
||||||
|
|
||||||
AREA STACK, NOINIT, READWRITE, ALIGN=3
|
|
||||||
Stack_Mem SPACE Stack_Size
|
|
||||||
__initial_sp
|
|
||||||
|
|
||||||
|
|
||||||
; <h> Heap Configuration
|
|
||||||
; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
|
|
||||||
; </h>
|
|
||||||
|
|
||||||
Heap_Size EQU 0x000
|
|
||||||
|
|
||||||
AREA HEAP, NOINIT, READWRITE, ALIGN=3
|
|
||||||
__heap_base
|
|
||||||
Heap_Mem SPACE Heap_Size
|
|
||||||
__heap_limit
|
|
||||||
|
|
||||||
PRESERVE8
|
|
||||||
THUMB
|
|
||||||
|
|
||||||
|
|
||||||
; Vector Table Mapped to Address 0 at Reset
|
|
||||||
AREA RESET, DATA, READONLY
|
|
||||||
EXPORT __Vectors
|
|
||||||
EXPORT __Vectors_End
|
|
||||||
EXPORT __Vectors_Size
|
|
||||||
|
|
||||||
__Vectors DCD __initial_sp ; Top of Stack
|
|
||||||
DCD Reset_Handler ; Reset Handler
|
|
||||||
DCD NMI_Handler ; NMI Handler
|
|
||||||
DCD HardFault_Handler ; Hard Fault Handler
|
|
||||||
DCD MemManage_Handler ; MPU Fault Handler
|
|
||||||
DCD BusFault_Handler ; Bus Fault Handler
|
|
||||||
DCD UsageFault_Handler ; Usage Fault Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SVC_Handler ; SVCall Handler
|
|
||||||
DCD DebugMon_Handler ; Debug Monitor Handler
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD PendSV_Handler ; PendSV Handler
|
|
||||||
DCD SysTick_Handler ; SysTick Handler
|
|
||||||
|
|
||||||
; External Interrupts
|
|
||||||
DCD WWDG_IRQHandler ; Window WatchDog interrupt ( wwdg1_it)
|
|
||||||
DCD PVD_AVD_IRQHandler ; PVD/AVD through EXTI Line detection
|
|
||||||
DCD TAMP_STAMP_IRQHandler ; Tamper and TimeStamps through the EXTI line
|
|
||||||
DCD RTC_WKUP_IRQHandler ; RTC Wakeup through the EXTI line
|
|
||||||
DCD FLASH_IRQHandler ; FLASH
|
|
||||||
DCD RCC_IRQHandler ; RCC
|
|
||||||
DCD EXTI0_IRQHandler ; EXTI Line0
|
|
||||||
DCD EXTI1_IRQHandler ; EXTI Line1
|
|
||||||
DCD EXTI2_IRQHandler ; EXTI Line2
|
|
||||||
DCD EXTI3_IRQHandler ; EXTI Line3
|
|
||||||
DCD EXTI4_IRQHandler ; EXTI Line4
|
|
||||||
DCD DMA1_Stream0_IRQHandler ; DMA1 Stream 0
|
|
||||||
DCD DMA1_Stream1_IRQHandler ; DMA1 Stream 1
|
|
||||||
DCD DMA1_Stream2_IRQHandler ; DMA1 Stream 2
|
|
||||||
DCD DMA1_Stream3_IRQHandler ; DMA1 Stream 3
|
|
||||||
DCD DMA1_Stream4_IRQHandler ; DMA1 Stream 4
|
|
||||||
DCD DMA1_Stream5_IRQHandler ; DMA1 Stream 5
|
|
||||||
DCD DMA1_Stream6_IRQHandler ; DMA1 Stream 6
|
|
||||||
DCD ADC_IRQHandler ; ADC1, ADC2
|
|
||||||
DCD FDCAN1_IT0_IRQHandler ; FDCAN1 interrupt line 0
|
|
||||||
DCD FDCAN2_IT0_IRQHandler ; FDCAN2 interrupt line 0
|
|
||||||
DCD FDCAN1_IT1_IRQHandler ; FDCAN1 interrupt line 1
|
|
||||||
DCD FDCAN2_IT1_IRQHandler ; FDCAN2 interrupt line 1
|
|
||||||
DCD EXTI9_5_IRQHandler ; External Line[9:5]s
|
|
||||||
DCD TIM1_BRK_IRQHandler ; TIM1 Break interrupt
|
|
||||||
DCD TIM1_UP_IRQHandler ; TIM1 Update Interrupt
|
|
||||||
DCD TIM1_TRG_COM_IRQHandler ; TIM1 Trigger and Commutation Interrupt
|
|
||||||
DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare
|
|
||||||
DCD TIM2_IRQHandler ; TIM2
|
|
||||||
DCD TIM3_IRQHandler ; TIM3
|
|
||||||
DCD TIM4_IRQHandler ; TIM4
|
|
||||||
DCD I2C1_EV_IRQHandler ; I2C1 Event
|
|
||||||
DCD I2C1_ER_IRQHandler ; I2C1 Error
|
|
||||||
DCD I2C2_EV_IRQHandler ; I2C2 Event
|
|
||||||
DCD I2C2_ER_IRQHandler ; I2C2 Error
|
|
||||||
DCD SPI1_IRQHandler ; SPI1
|
|
||||||
DCD SPI2_IRQHandler ; SPI2
|
|
||||||
DCD USART1_IRQHandler ; USART1
|
|
||||||
DCD USART2_IRQHandler ; USART2
|
|
||||||
DCD USART3_IRQHandler ; USART3
|
|
||||||
DCD EXTI15_10_IRQHandler ; External Line[15:10]
|
|
||||||
DCD RTC_Alarm_IRQHandler ; RTC Alarm (A and B) through EXTI Line
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD TIM8_BRK_TIM12_IRQHandler ; TIM8 Break Interrupt and TIM12 global interrupt
|
|
||||||
DCD TIM8_UP_TIM13_IRQHandler ; TIM8 Update Interrupt and TIM13 global interrupt
|
|
||||||
DCD TIM8_TRG_COM_TIM14_IRQHandler ; TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt
|
|
||||||
DCD TIM8_CC_IRQHandler ; TIM8 Capture Compare Interrupt
|
|
||||||
DCD DMA1_Stream7_IRQHandler ; DMA1 Stream7
|
|
||||||
DCD FMC_IRQHandler ; FMC
|
|
||||||
DCD SDMMC1_IRQHandler ; SDMMC1
|
|
||||||
DCD TIM5_IRQHandler ; TIM5
|
|
||||||
DCD SPI3_IRQHandler ; SPI3
|
|
||||||
DCD UART4_IRQHandler ; UART4
|
|
||||||
DCD UART5_IRQHandler ; UART5
|
|
||||||
DCD TIM6_DAC_IRQHandler ; TIM6 and DAC1&2 underrun errors
|
|
||||||
DCD TIM7_IRQHandler ; TIM7
|
|
||||||
DCD DMA2_Stream0_IRQHandler ; DMA2 Stream 0
|
|
||||||
DCD DMA2_Stream1_IRQHandler ; DMA2 Stream 1
|
|
||||||
DCD DMA2_Stream2_IRQHandler ; DMA2 Stream 2
|
|
||||||
DCD DMA2_Stream3_IRQHandler ; DMA2 Stream 3
|
|
||||||
DCD DMA2_Stream4_IRQHandler ; DMA2 Stream 4
|
|
||||||
DCD ETH_IRQHandler ; Ethernet
|
|
||||||
DCD ETH_WKUP_IRQHandler ; Ethernet Wakeup through EXTI line
|
|
||||||
DCD FDCAN_CAL_IRQHandler ; FDCAN calibration unit interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD DMA2_Stream5_IRQHandler ; DMA2 Stream 5
|
|
||||||
DCD DMA2_Stream6_IRQHandler ; DMA2 Stream 6
|
|
||||||
DCD DMA2_Stream7_IRQHandler ; DMA2 Stream 7
|
|
||||||
DCD USART6_IRQHandler ; USART6
|
|
||||||
DCD I2C3_EV_IRQHandler ; I2C3 event
|
|
||||||
DCD I2C3_ER_IRQHandler ; I2C3 error
|
|
||||||
DCD OTG_HS_EP1_OUT_IRQHandler ; USB OTG HS End Point 1 Out
|
|
||||||
DCD OTG_HS_EP1_IN_IRQHandler ; USB OTG HS End Point 1 In
|
|
||||||
DCD OTG_HS_WKUP_IRQHandler ; USB OTG HS Wakeup through EXTI
|
|
||||||
DCD OTG_HS_IRQHandler ; USB OTG HS
|
|
||||||
DCD DCMI_IRQHandler ; DCMI
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD RNG_IRQHandler ; Rng
|
|
||||||
DCD FPU_IRQHandler ; FPU
|
|
||||||
DCD UART7_IRQHandler ; UART7
|
|
||||||
DCD UART8_IRQHandler ; UART8
|
|
||||||
DCD SPI4_IRQHandler ; SPI4
|
|
||||||
DCD SPI5_IRQHandler ; SPI5
|
|
||||||
DCD SPI6_IRQHandler ; SPI6
|
|
||||||
DCD SAI1_IRQHandler ; SAI1
|
|
||||||
DCD LTDC_IRQHandler ; LTDC
|
|
||||||
DCD LTDC_ER_IRQHandler ; LTDC error
|
|
||||||
DCD DMA2D_IRQHandler ; DMA2D
|
|
||||||
DCD SAI2_IRQHandler ; SAI2
|
|
||||||
DCD QUADSPI_IRQHandler ; QUADSPI
|
|
||||||
DCD LPTIM1_IRQHandler ; LPTIM1
|
|
||||||
DCD CEC_IRQHandler ; HDMI_CEC
|
|
||||||
DCD I2C4_EV_IRQHandler ; I2C4 Event
|
|
||||||
DCD I2C4_ER_IRQHandler ; I2C4 Error
|
|
||||||
DCD SPDIF_RX_IRQHandler ; SPDIF_RX
|
|
||||||
DCD OTG_FS_EP1_OUT_IRQHandler ; USB OTG FS End Point 1 Out
|
|
||||||
DCD OTG_FS_EP1_IN_IRQHandler ; USB OTG FS End Point 1 In
|
|
||||||
DCD OTG_FS_WKUP_IRQHandler ; USB OTG FS Wakeup through EXTI
|
|
||||||
DCD OTG_FS_IRQHandler ; USB OTG FS
|
|
||||||
DCD DMAMUX1_OVR_IRQHandler ; DMAMUX1 Overrun interrupt
|
|
||||||
DCD HRTIM1_Master_IRQHandler ; HRTIM Master Timer global Interrupts
|
|
||||||
DCD HRTIM1_TIMA_IRQHandler ; HRTIM Timer A global Interrupt
|
|
||||||
DCD HRTIM1_TIMB_IRQHandler ; HRTIM Timer B global Interrupt
|
|
||||||
DCD HRTIM1_TIMC_IRQHandler ; HRTIM Timer C global Interrupt
|
|
||||||
DCD HRTIM1_TIMD_IRQHandler ; HRTIM Timer D global Interrupt
|
|
||||||
DCD HRTIM1_TIME_IRQHandler ; HRTIM Timer E global Interrupt
|
|
||||||
DCD HRTIM1_FLT_IRQHandler ; HRTIM Fault global Interrupt
|
|
||||||
DCD DFSDM1_FLT0_IRQHandler ; DFSDM Filter0 Interrupt
|
|
||||||
DCD DFSDM1_FLT1_IRQHandler ; DFSDM Filter1 Interrupt
|
|
||||||
DCD DFSDM1_FLT2_IRQHandler ; DFSDM Filter2 Interrupt
|
|
||||||
DCD DFSDM1_FLT3_IRQHandler ; DFSDM Filter3 Interrupt
|
|
||||||
DCD SAI3_IRQHandler ; SAI3 global Interrupt
|
|
||||||
DCD SWPMI1_IRQHandler ; Serial Wire Interface 1 global interrupt
|
|
||||||
DCD TIM15_IRQHandler ; TIM15 global Interrupt
|
|
||||||
DCD TIM16_IRQHandler ; TIM16 global Interrupt
|
|
||||||
DCD TIM17_IRQHandler ; TIM17 global Interrupt
|
|
||||||
DCD MDIOS_WKUP_IRQHandler ; MDIOS Wakeup Interrupt
|
|
||||||
DCD MDIOS_IRQHandler ; MDIOS global Interrupt
|
|
||||||
DCD JPEG_IRQHandler ; JPEG global Interrupt
|
|
||||||
DCD MDMA_IRQHandler ; MDMA global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SDMMC2_IRQHandler ; SDMMC2 global Interrupt
|
|
||||||
DCD HSEM1_IRQHandler ; HSEM1 global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD ADC3_IRQHandler ; ADC3 global Interrupt
|
|
||||||
DCD DMAMUX2_OVR_IRQHandler ; DMAMUX Overrun interrupt
|
|
||||||
DCD BDMA_Channel0_IRQHandler ; BDMA Channel 0 global Interrupt
|
|
||||||
DCD BDMA_Channel1_IRQHandler ; BDMA Channel 1 global Interrupt
|
|
||||||
DCD BDMA_Channel2_IRQHandler ; BDMA Channel 2 global Interrupt
|
|
||||||
DCD BDMA_Channel3_IRQHandler ; BDMA Channel 3 global Interrupt
|
|
||||||
DCD BDMA_Channel4_IRQHandler ; BDMA Channel 4 global Interrupt
|
|
||||||
DCD BDMA_Channel5_IRQHandler ; BDMA Channel 5 global Interrupt
|
|
||||||
DCD BDMA_Channel6_IRQHandler ; BDMA Channel 6 global Interrupt
|
|
||||||
DCD BDMA_Channel7_IRQHandler ; BDMA Channel 7 global Interrupt
|
|
||||||
DCD COMP1_IRQHandler ; COMP1 global Interrupt
|
|
||||||
DCD LPTIM2_IRQHandler ; LP TIM2 global interrupt
|
|
||||||
DCD LPTIM3_IRQHandler ; LP TIM3 global interrupt
|
|
||||||
DCD LPTIM4_IRQHandler ; LP TIM4 global interrupt
|
|
||||||
DCD LPTIM5_IRQHandler ; LP TIM5 global interrupt
|
|
||||||
DCD LPUART1_IRQHandler ; LP UART1 interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD CRS_IRQHandler ; Clock Recovery Global Interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD SAI4_IRQHandler ; SAI4 global interrupt
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD 0 ; Reserved
|
|
||||||
DCD WAKEUP_PIN_IRQHandler ; Interrupt for all 6 wake-up pins
|
|
||||||
|
|
||||||
|
|
||||||
__Vectors_End
|
|
||||||
|
|
||||||
__Vectors_Size EQU __Vectors_End - __Vectors
|
|
||||||
|
|
||||||
AREA |.text|, CODE, READONLY
|
|
||||||
|
|
||||||
; Reset handler
|
|
||||||
Reset_Handler PROC
|
|
||||||
EXPORT Reset_Handler [WEAK]
|
|
||||||
;IMPORT SystemInit
|
|
||||||
;寄存器代码,不需要在这里调用SystemInit函数,故屏蔽掉,库函数版本代码,可以留下
|
|
||||||
;不过需要在外部实现SystemInit函数,否则会报错.
|
|
||||||
IMPORT __main
|
|
||||||
|
|
||||||
IF {FPU} != "SoftVFP" ;通过Target选项卡的Floating Point Hardware选项来控制.
|
|
||||||
;如果选择:Not Used,则不编译以下代码(到ENDIF结束)
|
|
||||||
;如果选择:Use Single/Double Precision,则编译以下代码
|
|
||||||
;Enable Floating Point Support at reset for FPU
|
|
||||||
LDR.W R0, =0xE000ED88 ; Load address of CPACR register
|
|
||||||
LDR R1, [R0] ; Read value at CPACR
|
|
||||||
ORR R1, R1, #(0xF <<20) ; Set bits 20-23 to enable CP10 and CP11 coprocessors
|
|
||||||
; Write back the modified CPACR value
|
|
||||||
STR R1, [R0] ; Wait for store to complete
|
|
||||||
DSB
|
|
||||||
;针对OS应用,FPU寄存器全部由OS压栈保存,关闭硬件压栈
|
|
||||||
; Disable automatic FP register content
|
|
||||||
; Disable lazy context switch
|
|
||||||
LDR.W R0, =0xE000EF34 ; Load address to FPCCR register
|
|
||||||
LDR R1, [R0]
|
|
||||||
AND R1, R1, #(0x3FFFFFFF) ; Clear the LSPEN and ASPEN bits
|
|
||||||
STR R1, [R0]
|
|
||||||
ISB ; Reset pipeline now the FPU is enabled
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
;LDR R0, =SystemInit ;寄存器代码,未用到,屏蔽
|
|
||||||
;BLX R0 ;寄存器代码,未用到,屏蔽
|
|
||||||
LDR R0, =__main
|
|
||||||
BX R0
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
; Dummy Exception Handlers (infinite loops which can be modified)
|
|
||||||
|
|
||||||
NMI_Handler PROC
|
|
||||||
EXPORT NMI_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
HardFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT HardFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
MemManage_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT MemManage_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
BusFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT BusFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
UsageFault_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT UsageFault_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SVC_Handler PROC
|
|
||||||
EXPORT SVC_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
DebugMon_Handler\
|
|
||||||
PROC
|
|
||||||
EXPORT DebugMon_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
PendSV_Handler PROC
|
|
||||||
EXPORT PendSV_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
SysTick_Handler PROC
|
|
||||||
EXPORT SysTick_Handler [WEAK]
|
|
||||||
B .
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
Default_Handler PROC
|
|
||||||
|
|
||||||
EXPORT WWDG_IRQHandler [WEAK]
|
|
||||||
EXPORT PVD_AVD_IRQHandler [WEAK]
|
|
||||||
EXPORT TAMP_STAMP_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FLASH_IRQHandler [WEAK]
|
|
||||||
EXPORT RCC_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI0_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI2_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN1_IT0_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN2_IT0_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN1_IT1_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN2_IT1_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI9_5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_BRK_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_UP_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_TRG_COM_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM1_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C1_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C2_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI1_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART1_IRQHandler [WEAK]
|
|
||||||
EXPORT USART2_IRQHandler [WEAK]
|
|
||||||
EXPORT USART3_IRQHandler [WEAK]
|
|
||||||
EXPORT EXTI15_10_IRQHandler [WEAK]
|
|
||||||
EXPORT RTC_Alarm_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_BRK_TIM12_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_UP_TIM13_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_TRG_COM_TIM14_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM8_CC_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA1_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT FMC_IRQHandler [WEAK]
|
|
||||||
EXPORT SDMMC1_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI3_IRQHandler [WEAK]
|
|
||||||
EXPORT UART4_IRQHandler [WEAK]
|
|
||||||
EXPORT UART5_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM6_DAC_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM7_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream0_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream1_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream2_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream4_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_IRQHandler [WEAK]
|
|
||||||
EXPORT ETH_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT FDCAN_CAL_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream5_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream6_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2_Stream7_IRQHandler [WEAK]
|
|
||||||
EXPORT USART6_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C3_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_HS_IRQHandler [WEAK]
|
|
||||||
EXPORT DCMI_IRQHandler [WEAK]
|
|
||||||
EXPORT RNG_IRQHandler [WEAK]
|
|
||||||
EXPORT FPU_IRQHandler [WEAK]
|
|
||||||
EXPORT UART7_IRQHandler [WEAK]
|
|
||||||
EXPORT UART8_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI4_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI5_IRQHandler [WEAK]
|
|
||||||
EXPORT SPI6_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI1_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_IRQHandler [WEAK]
|
|
||||||
EXPORT LTDC_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT DMA2D_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI2_IRQHandler [WEAK]
|
|
||||||
EXPORT QUADSPI_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM1_IRQHandler [WEAK]
|
|
||||||
EXPORT CEC_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C4_EV_IRQHandler [WEAK]
|
|
||||||
EXPORT I2C4_ER_IRQHandler [WEAK]
|
|
||||||
EXPORT SPDIF_RX_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_EP1_OUT_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_EP1_IN_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT OTG_FS_IRQHandler [WEAK]
|
|
||||||
EXPORT DMAMUX1_OVR_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_Master_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMA_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMB_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMC_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIMD_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_TIME_IRQHandler [WEAK]
|
|
||||||
EXPORT HRTIM1_FLT_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT0_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT1_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT2_IRQHandler [WEAK]
|
|
||||||
EXPORT DFSDM1_FLT3_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI3_IRQHandler [WEAK]
|
|
||||||
EXPORT SWPMI1_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM15_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM16_IRQHandler [WEAK]
|
|
||||||
EXPORT TIM17_IRQHandler [WEAK]
|
|
||||||
EXPORT MDIOS_WKUP_IRQHandler [WEAK]
|
|
||||||
EXPORT MDIOS_IRQHandler [WEAK]
|
|
||||||
EXPORT JPEG_IRQHandler [WEAK]
|
|
||||||
EXPORT MDMA_IRQHandler [WEAK]
|
|
||||||
EXPORT SDMMC2_IRQHandler [WEAK]
|
|
||||||
EXPORT HSEM1_IRQHandler [WEAK]
|
|
||||||
EXPORT ADC3_IRQHandler [WEAK]
|
|
||||||
EXPORT DMAMUX2_OVR_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel0_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel1_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel2_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel3_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel4_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel5_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel6_IRQHandler [WEAK]
|
|
||||||
EXPORT BDMA_Channel7_IRQHandler [WEAK]
|
|
||||||
EXPORT COMP1_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM2_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM3_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM4_IRQHandler [WEAK]
|
|
||||||
EXPORT LPTIM5_IRQHandler [WEAK]
|
|
||||||
EXPORT LPUART1_IRQHandler [WEAK]
|
|
||||||
EXPORT CRS_IRQHandler [WEAK]
|
|
||||||
EXPORT SAI4_IRQHandler [WEAK]
|
|
||||||
EXPORT WAKEUP_PIN_IRQHandler [WEAK]
|
|
||||||
|
|
||||||
|
|
||||||
WWDG_IRQHandler
|
|
||||||
PVD_AVD_IRQHandler
|
|
||||||
TAMP_STAMP_IRQHandler
|
|
||||||
RTC_WKUP_IRQHandler
|
|
||||||
FLASH_IRQHandler
|
|
||||||
RCC_IRQHandler
|
|
||||||
EXTI0_IRQHandler
|
|
||||||
EXTI1_IRQHandler
|
|
||||||
EXTI2_IRQHandler
|
|
||||||
EXTI3_IRQHandler
|
|
||||||
EXTI4_IRQHandler
|
|
||||||
DMA1_Stream0_IRQHandler
|
|
||||||
DMA1_Stream1_IRQHandler
|
|
||||||
DMA1_Stream2_IRQHandler
|
|
||||||
DMA1_Stream3_IRQHandler
|
|
||||||
DMA1_Stream4_IRQHandler
|
|
||||||
DMA1_Stream5_IRQHandler
|
|
||||||
DMA1_Stream6_IRQHandler
|
|
||||||
ADC_IRQHandler
|
|
||||||
FDCAN1_IT0_IRQHandler
|
|
||||||
FDCAN2_IT0_IRQHandler
|
|
||||||
FDCAN1_IT1_IRQHandler
|
|
||||||
FDCAN2_IT1_IRQHandler
|
|
||||||
EXTI9_5_IRQHandler
|
|
||||||
TIM1_BRK_IRQHandler
|
|
||||||
TIM1_UP_IRQHandler
|
|
||||||
TIM1_TRG_COM_IRQHandler
|
|
||||||
TIM1_CC_IRQHandler
|
|
||||||
TIM2_IRQHandler
|
|
||||||
TIM3_IRQHandler
|
|
||||||
TIM4_IRQHandler
|
|
||||||
I2C1_EV_IRQHandler
|
|
||||||
I2C1_ER_IRQHandler
|
|
||||||
I2C2_EV_IRQHandler
|
|
||||||
I2C2_ER_IRQHandler
|
|
||||||
SPI1_IRQHandler
|
|
||||||
SPI2_IRQHandler
|
|
||||||
USART1_IRQHandler
|
|
||||||
USART2_IRQHandler
|
|
||||||
USART3_IRQHandler
|
|
||||||
EXTI15_10_IRQHandler
|
|
||||||
RTC_Alarm_IRQHandler
|
|
||||||
TIM8_BRK_TIM12_IRQHandler
|
|
||||||
TIM8_UP_TIM13_IRQHandler
|
|
||||||
TIM8_TRG_COM_TIM14_IRQHandler
|
|
||||||
TIM8_CC_IRQHandler
|
|
||||||
DMA1_Stream7_IRQHandler
|
|
||||||
FMC_IRQHandler
|
|
||||||
SDMMC1_IRQHandler
|
|
||||||
TIM5_IRQHandler
|
|
||||||
SPI3_IRQHandler
|
|
||||||
UART4_IRQHandler
|
|
||||||
UART5_IRQHandler
|
|
||||||
TIM6_DAC_IRQHandler
|
|
||||||
TIM7_IRQHandler
|
|
||||||
DMA2_Stream0_IRQHandler
|
|
||||||
DMA2_Stream1_IRQHandler
|
|
||||||
DMA2_Stream2_IRQHandler
|
|
||||||
DMA2_Stream3_IRQHandler
|
|
||||||
DMA2_Stream4_IRQHandler
|
|
||||||
ETH_IRQHandler
|
|
||||||
ETH_WKUP_IRQHandler
|
|
||||||
FDCAN_CAL_IRQHandler
|
|
||||||
DMA2_Stream5_IRQHandler
|
|
||||||
DMA2_Stream6_IRQHandler
|
|
||||||
DMA2_Stream7_IRQHandler
|
|
||||||
USART6_IRQHandler
|
|
||||||
I2C3_EV_IRQHandler
|
|
||||||
I2C3_ER_IRQHandler
|
|
||||||
OTG_HS_EP1_OUT_IRQHandler
|
|
||||||
OTG_HS_EP1_IN_IRQHandler
|
|
||||||
OTG_HS_WKUP_IRQHandler
|
|
||||||
OTG_HS_IRQHandler
|
|
||||||
DCMI_IRQHandler
|
|
||||||
RNG_IRQHandler
|
|
||||||
FPU_IRQHandler
|
|
||||||
UART7_IRQHandler
|
|
||||||
UART8_IRQHandler
|
|
||||||
SPI4_IRQHandler
|
|
||||||
SPI5_IRQHandler
|
|
||||||
SPI6_IRQHandler
|
|
||||||
SAI1_IRQHandler
|
|
||||||
LTDC_IRQHandler
|
|
||||||
LTDC_ER_IRQHandler
|
|
||||||
DMA2D_IRQHandler
|
|
||||||
SAI2_IRQHandler
|
|
||||||
QUADSPI_IRQHandler
|
|
||||||
LPTIM1_IRQHandler
|
|
||||||
CEC_IRQHandler
|
|
||||||
I2C4_EV_IRQHandler
|
|
||||||
I2C4_ER_IRQHandler
|
|
||||||
SPDIF_RX_IRQHandler
|
|
||||||
OTG_FS_EP1_OUT_IRQHandler
|
|
||||||
OTG_FS_EP1_IN_IRQHandler
|
|
||||||
OTG_FS_WKUP_IRQHandler
|
|
||||||
OTG_FS_IRQHandler
|
|
||||||
DMAMUX1_OVR_IRQHandler
|
|
||||||
HRTIM1_Master_IRQHandler
|
|
||||||
HRTIM1_TIMA_IRQHandler
|
|
||||||
HRTIM1_TIMB_IRQHandler
|
|
||||||
HRTIM1_TIMC_IRQHandler
|
|
||||||
HRTIM1_TIMD_IRQHandler
|
|
||||||
HRTIM1_TIME_IRQHandler
|
|
||||||
HRTIM1_FLT_IRQHandler
|
|
||||||
DFSDM1_FLT0_IRQHandler
|
|
||||||
DFSDM1_FLT1_IRQHandler
|
|
||||||
DFSDM1_FLT2_IRQHandler
|
|
||||||
DFSDM1_FLT3_IRQHandler
|
|
||||||
SAI3_IRQHandler
|
|
||||||
SWPMI1_IRQHandler
|
|
||||||
TIM15_IRQHandler
|
|
||||||
TIM16_IRQHandler
|
|
||||||
TIM17_IRQHandler
|
|
||||||
MDIOS_WKUP_IRQHandler
|
|
||||||
MDIOS_IRQHandler
|
|
||||||
JPEG_IRQHandler
|
|
||||||
MDMA_IRQHandler
|
|
||||||
SDMMC2_IRQHandler
|
|
||||||
HSEM1_IRQHandler
|
|
||||||
ADC3_IRQHandler
|
|
||||||
DMAMUX2_OVR_IRQHandler
|
|
||||||
BDMA_Channel0_IRQHandler
|
|
||||||
BDMA_Channel1_IRQHandler
|
|
||||||
BDMA_Channel2_IRQHandler
|
|
||||||
BDMA_Channel3_IRQHandler
|
|
||||||
BDMA_Channel4_IRQHandler
|
|
||||||
BDMA_Channel5_IRQHandler
|
|
||||||
BDMA_Channel6_IRQHandler
|
|
||||||
BDMA_Channel7_IRQHandler
|
|
||||||
COMP1_IRQHandler
|
|
||||||
LPTIM2_IRQHandler
|
|
||||||
LPTIM3_IRQHandler
|
|
||||||
LPTIM4_IRQHandler
|
|
||||||
LPTIM5_IRQHandler
|
|
||||||
LPUART1_IRQHandler
|
|
||||||
CRS_IRQHandler
|
|
||||||
SAI4_IRQHandler
|
|
||||||
WAKEUP_PIN_IRQHandler
|
|
||||||
|
|
||||||
B .
|
|
||||||
|
|
||||||
ENDP
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
;*******************************************************************************
|
|
||||||
; User Stack and Heap initialization
|
|
||||||
;*******************************************************************************
|
|
||||||
IF :DEF:__MICROLIB
|
|
||||||
|
|
||||||
EXPORT __initial_sp
|
|
||||||
EXPORT __heap_base
|
|
||||||
EXPORT __heap_limit
|
|
||||||
|
|
||||||
ELSE
|
|
||||||
|
|
||||||
IMPORT __use_two_region_memory
|
|
||||||
EXPORT __user_initial_stackheap
|
|
||||||
|
|
||||||
__user_initial_stackheap
|
|
||||||
|
|
||||||
LDR R0, = Heap_Mem
|
|
||||||
LDR R1, =(Stack_Mem + Stack_Size)
|
|
||||||
LDR R2, = (Heap_Mem + Heap_Size)
|
|
||||||
LDR R3, = Stack_Mem
|
|
||||||
BX LR
|
|
||||||
|
|
||||||
ALIGN
|
|
||||||
|
|
||||||
ENDIF
|
|
||||||
|
|
||||||
END
|
|
||||||
|
|
||||||
;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****
|
|
||||||
Reference in New Issue
Block a user