xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

常规更新

Browse Source
This commit is contained in:
XerolySkinner
2024-03-27 12:26:02 +08:00
parent 16d073e645
commit 57373f1805
89 changed files with 298939 additions and 2947 deletions
Download Patch File Download Diff File Expand all files Collapse all files

33
chip/allegro.jrl
View File

@@ -1,33 +0,0 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Sun Mar 24 02:50:56 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=11324 CPUs=12
\t (00:00:03) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\chip\sop-8-gnd.dra
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:03) Opening existing design...
\i (00:00:03) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "sop-8-gnd"
\d (00:00:03) Design opened: D:/workspace/GitHub/pcb_lib/chip/sop-8-gnd.dra
\i (00:00:04) trapsize 53
\i (00:00:04) trapsize 54
\i (00:00:04) trapsize 53
\i (00:00:05) trapsize 61
\i (00:00:05) trapsize 63
\i (00:00:06) updateport CVPane
\i (00:00:06) shapeedit
\i (00:00:12) step pkg map
\i (00:00:13) fillin yes
\i (00:00:17) setwindow form.pkgmap3d
\i (00:00:17) FORM pkgmap3d rotation_z 0
\i (00:00:20) FORM pkgmap3d rotation_z -90
\i (00:00:24) FORM pkgmap3d rotation_z 90
\i (00:00:26) FORM pkgmap3d save_current
\i (00:00:28) FORM pkgmap3d rotation_z -90
\i (00:00:30) FORM pkgmap3d save_current
\i (00:00:32) FORM pkgmap3d done
\i (00:00:32) setwindow pcb
\i (00:00:32) shapeedit
\i (00:00:33) exit
\e (00:00:33) Do you want to save the changes you made to sop-8-gnd.dra?
\i (00:00:33) fillin yes
\t (00:00:34) Symbol 'sop-8-gnd.psm' created.
\t (00:00:34) Journal end - Sun Mar 24 02:51:27 2024

30
chip/allegro.jrl,1
View File

@@ -1,30 +0,0 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Sun Mar 24 02:48:07 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=22416 CPUs=12
\t (00:00:03) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\chip\lqfp48.dra
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:03) Opening existing design...
\i (00:00:03) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged lqfp48
\d (00:00:04) Design opened: D:/workspace/GitHub/pcb_lib/chip/lqfp48.dra
\i (00:00:04) trapsize 57
\i (00:00:04) trapsize 59
\i (00:00:05) trapsize 57
\i (00:00:05) trapsize 66
\i (00:00:05) trapsize 68
\i (00:00:06) updateport CVPane
\i (00:00:06) shapeedit
\i (00:02:04) step pkg map
\i (00:02:05) fillin yes
\i (00:02:10) setwindow form.pkgmap3d
\i (00:02:10) FORM pkgmap3d stplist lqfp48.step
\i (00:02:13) FORM pkgmap3d overlay YES
\i (00:02:16) FORM pkgmap3d save_current
\i (00:02:19) FORM pkgmap3d done
\i (00:02:19) setwindow pcb
\i (00:02:19) shapeedit
\i (00:02:20) exit
\e (00:02:20) Do you want to save the changes you made to lqfp48.dra?
\i (00:02:21) fillin yes
\t (00:02:21) Symbol 'lqfp48.psm' created.
\t (00:02:22) Journal end - Sun Mar 24 02:50:26 2024

14
chip/downrev.log
View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : sop-8-gnd.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:51:26 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
chip/downrev.log,1
View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : lqfp48.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:50:25 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
chip/downrev.log,2
View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : sop-8-gnd.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:51:26 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
chip/downrev.log,3
View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : sop-8-gnd.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:51:26 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

23
chip/lqfp48.log
View File

@@ -1,23 +0,0 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : lqfp48.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:50:25 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/chip
Name = lqfp48.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
chip/sop-8-gnd.log
View File

@@ -1,23 +0,0 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : sop-8-gnd.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 24 02:51:26 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/chip
Name = sop-8-gnd.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

3
chip/stepFacetFiles4Map/stepFileInfo.txt
View File

@@ -1,12 +1,15 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
D8-M.step ! 282667 ! 1568096060
tssop8.STEP ! 174674 ! 1711377980
lqfp48.step ! 1919983 ! 1711219780
D8-L.step ! 282667 ! 1568096060
DIP_2x5.step ! 720870 ! 1710578258
ESP-01.step ! 2352878 ! 1710578258
LQFP64.step ! 14347354 ! 1710578258
sop-8.STEP ! 273188 ! 1710578258
tssop8.step ! 306368 ! 1711457082
LED_0603_G.STEP ! 178570 ! 1710578258
KEY_SOT_P2.step ! 151224 ! 1710578258
sop-14.step ! 521672 ! 1710578258
ufqfpn28_2.step ! 4307335 ! 1711439232

2
chip/stepFacetFiles4Map/stepFileInfo.txt,1
View File

@@ -7,6 +7,8 @@ DIP_2x5.step ! 720870 ! 1710578258
ESP-01.step ! 2352878 ! 1710578258
LQFP64.step ! 14347354 ! 1710578258
sop-8.STEP ! 273188 ! 1710578258
tssop8.step ! 306368 ! 1711457082
LED_0603_G.STEP ! 178570 ! 1710578258
KEY_SOT_P2.step ! 151224 ! 1710578258
sop-14.step ! 521672 ! 1710578258
ufqfpn28_2.step ! 4307335 ! 1711439232

5253
chip/stepFacetFiles4Map/tssop8.xml Normal file
View File

File diff suppressed because it is too large Load Diff

129364
chip/stepFacetFiles4Map/ufqfpn28_2.xml Normal file
View File

File diff suppressed because it is too large Load Diff

BIN
chip/tssop-8.dra Normal file
View File

Binary file not shown.

BIN
chip/tssop-8.pad Normal file
View File

Binary file not shown.

BIN
chip/tssop-8.psm Normal file
View File

Binary file not shown.

BIN
chip/ufqfpn28.dra
View File

Binary file not shown.

BIN
chip/ufqfpn28.psm
View File

Binary file not shown.