xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

常规更新

Browse Source
This commit is contained in:
XerolySkinner
2024-03-27 12:26:02 +08:00
parent 16d073e645
commit 57373f1805
89 changed files with 298939 additions and 2947 deletions
Download Patch File Download Diff File Expand all files Collapse all files

61
smc/allegro.jrl
View File

@@ -1,33 +1,28 @@
\t (00:00:05) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:05) Journal start - Sun Mar 24 02:59:48 2024
\t (00:00:05) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=25828 CPUs=12
\t (00:00:05) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\sod-l6-w3.dra
\t (00:00:05)
(00:00:05) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "sod-l6-w3"
\d (00:00:05) Design opened: D:/workspace/GitHub/pcb_lib/smc/sod-l6-w3.dra
\i (00:00:05) trapsize 1180
\i (00:00:06) trapsize 1212
\i (00:00:06) trapsize 1180
\t (00:00:07) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:07) trapsize 1368
\t (00:00:07) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:07) trapsize 1404
\i (00:00:07) updateport CVPane
\i (00:00:08) shapeedit
\i (00:00:11) step pkg map
\i (00:00:12) fillin yes
\i (00:00:20) setwindow form.pkgmap3d
\i (00:00:20) FORM pkgmap3d overlay YES
\i (00:00:30) FORM pkgmap3d stplist RES_CRCW_2512.step
\i (00:00:31) FORM pkgmap3d stplist SMA-DO-214AC.step
\i (00:00:38) FORM pkgmap3d save_current
\i (00:00:40) FORM pkgmap3d done
\i (00:00:41) setwindow pcb
\i (00:00:41) shapeedit
\i (00:00:41) exit
\e (00:00:41) Do you want to save the changes you made to sod-l6-w3.dra?
\i (00:00:42) fillin yes
\t (00:00:42) Symbol 'sod-l6-w3.psm' created.
\t (00:00:43) Journal end - Sun Mar 24 03:00:26 2024
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Wed Mar 27 12:20:21 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=23644 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\pdfnwb5x6-8l.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "pdfnwb5x6-8l"
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/smc/pdfnwb5x6-8l.dra
\t (00:00:02) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:02) trapsize 1512
\i (00:00:02) trapsize 1552
\i (00:00:02) trapsize 1512
\i (00:00:03) trapsize 1326
\i (00:00:03) trapsize 1363
\i (00:00:03) trapsize 1401
\t (00:00:03) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:03) trapsize 1438
\i (00:00:05) step pkg map
\i (00:00:06) fillin yes
\i (00:00:09) setwindow form.pkgmap3d
\i (00:00:09) FORM pkgmap3d done
\i (00:00:10) setwindow pcb
\i (00:00:10) exit
\e (00:00:10) Do you want to save the changes you made to pdfnwb5x6-8l.dra?
\i (00:00:11) fillin yes
\t (00:00:11) Symbol 'pdfnwb5x6-8l.psm' created.
\t (00:00:11) Journal end - Wed Mar 27 12:20:30 2024