xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

常规更新

Browse Source
This commit is contained in:
XerolySkinner
2024-03-27 12:26:02 +08:00
parent 16d073e645
commit 57373f1805
89 changed files with 298939 additions and 2947 deletions
Download Patch File Download Diff File Expand all files Collapse all files

60
smc/allegro.jrl,1
View File

@@ -1,31 +1,29 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Sun Mar 24 02:51:39 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=13704 CPUs=12
\t (00:00:03) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\sod-l4_6-w2_2.dra
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:03) Opening existing design...
\i (00:00:03) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "sod-l4_6-w2_2"
\d (00:00:03) Design opened: D:/workspace/GitHub/pcb_lib/smc/sod-l4_6-w2_2.dra
\i (00:00:04) trapsize 257
\i (00:00:04) trapsize 264
\i (00:00:04) trapsize 257
\i (00:00:04) trapsize 298
\i (00:00:05) trapsize 306
\i (00:00:05) updateport CVPane
\i (00:00:05) shapeedit
\i (00:00:11) step pkg map
\i (00:00:12) fillin yes
\i (00:00:15) setwindow form.pkgmap3d
\i (00:00:15) FORM pkgmap3d rotation_z -90
\i (00:00:16) FORM pkgmap3d save_current
\i (00:00:18) FORM pkgmap3d rotation_z 90
\i (00:00:20) FORM pkgmap3d save_current
\i (00:00:21) FORM pkgmap3d done
\i (00:00:21) setwindow pcb
\i (00:00:21) shapeedit
\i (00:00:21) exit
\e (00:00:21) Do you want to save the changes you made to sod-l4_6-w2_2.dra?
\i (00:00:22) fillin yes
\t (00:00:22) Symbol 'sod-l4_6-w2_2.psm' created.
\t (00:00:23) Journal end - Sun Mar 24 02:51:58 2024
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Wed Mar 27 12:19:12 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=17660 CPUs=12
\t (00:00:02) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:04) Opening existing design...
\i (00:00:04) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "sod-123"
\d (00:00:04) Design opened: D:/workspace/GitHub/pcb_lib/smc/sod-123.dra
\i (00:00:05) trapsize 335
\i (00:00:05) trapsize 344
\i (00:00:05) trapsize 335
\i (00:00:05) trapsize 294
\i (00:00:05) trapsize 302
\i (00:00:05) trapsize 310
\i (00:00:05) trapsize 319
\i (00:00:11) open
\i (00:00:34) fillin "D:/¹¤×÷¿â/Cadence/motor/allegro/motor.brd"
\i (00:00:34) cd "D:/¹¤×÷¿â/Cadence/motor/allegro"
\t (00:00:34) Opening existing design...
\t (00:00:34) Grids are drawn 0.4004, 0.4004 apart for enhanced viewing.
\i (00:00:34) trapsize 3013
\i (00:00:34) trapsize 3087
\t (00:00:34) Grids are drawn 205.0048, 205.0048 apart for enhanced viewing.
\t (00:00:35) Grids are drawn 0.4004, 0.4004 apart for enhanced viewing.
\i (00:00:35) trapsize 3252
\i (00:00:35) trapsize 3252
\t (00:00:35) > Sending response DoneOpenBoard
\t (00:00:35) Journal end - Wed Mar 27 12:19:45 2024