xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

日常更新

Browse Source
This commit is contained in:
XerolySkinner
2024-04-12 20:23:24 +08:00
parent 0570548c91
commit 8a6edd498d
79 changed files with 224075 additions and 83332 deletions
Download Patch File Download Diff File Expand all files Collapse all files

BIN
smc/1206.pad Normal file
View File

Binary file not shown.

78
smc/allegro.jrl Normal file
View File

@@ -0,0 +1,78 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Fri Apr 12 18:47:52 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=10460 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\c1206.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged c1206
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/smc/c1206.dra
\i (00:00:02) trapsize 181
\i (00:00:02) trapsize 186
\i (00:00:03) trapsize 181
\i (00:00:03) trapsize 159
\i (00:00:03) trapsize 163
\i (00:00:03) trapsize 168
\i (00:00:03) trapsize 172
\i (00:00:15) step pkg map
\i (00:00:16) fillin yes
\i (00:00:29) setwindow form.pkgmap3d
\i (00:00:29) FORM pkgmap3d stplist c1206.stp
\i (00:00:38) FORM pkgmap3d done
\i (00:00:41) setwindow pcb
\i (00:00:41) step pkg map
\i (00:00:43) fillin yes
\i (00:01:09) setwindow form.pkgmap3d
\i (00:01:09) FORM pkgmap3d stplist C0603.stp
\i (00:01:13) FORM pkgmap3d stplist c1206.stp
\i (00:01:23) FORM pkgmap3d view_orientation Right
\i (00:01:27) FORM pkgmap3d offset_z -10
\i (00:01:29) FORM pkgmap3d offset_z -100
\i (00:01:32) FORM pkgmap3d offset_z -50
\i (00:01:34) FORM pkgmap3d offset_z -20
\i (00:01:38) FORM pkgmap3d offset_z -30
\i (00:01:40) FORM pkgmap3d offset_z -40
\i (00:01:44) FORM pkgmap3d view_orientation 'Front Right'
\i (00:01:48) FORM pkgmap3d rotation_x 90
\i (00:02:08) FORM pkgmap3d view_orientation 'Front Left'
\i (00:02:11) FORM pkgmap3d view_orientation Top
\i (00:02:22) FORM pkgmap3d view_orientation Bottom
\i (00:02:24) FORM pkgmap3d view_orientation 'Front Left'
\i (00:02:25) FORM pkgmap3d overlay NO
\i (00:02:26) FORM pkgmap3d hide_board YES
\i (00:02:27) FORM pkgmap3d overlay YES
\i (00:02:29) FORM pkgmap3d view_orientation Top
\i (00:02:31) FORM pkgmap3d view_orientation Bottom
\i (00:02:33) FORM pkgmap3d view_orientation Right
\i (00:02:34) FORM pkgmap3d hide_board NO
\i (00:02:34) FORM pkgmap3d hide_board YES
\i (00:02:35) FORM pkgmap3d save_current
\i (00:02:36) FORM pkgmap3d done
\i (00:02:39) setwindow pcb
\i (00:02:39) step pkg map
\i (00:02:40) fillin yes
\i (00:02:48) setwindow form.pkgmap3d
\i (00:02:48) FORM pkgmap3d hide_board NO
\i (00:02:52) FORM pkgmap3d view_orientation Top
\i (00:02:58) FORM pkgmap3d view_orientation 'Front Right'
\i (00:03:02) FORM pkgmap3d view_orientation Right
\i (00:03:03) FORM pkgmap3d save_current
\i (00:03:04) FORM pkgmap3d done
\i (00:03:06) setwindow pcb
\i (00:03:06) step pkg map
\i (00:03:07) fillin yes
\i (00:03:16) setwindow form.pkgmap3d
\i (00:03:16) FORM pkgmap3d offset_z --11
\w (00:03:16) Illegal value
\i (00:03:20) FORM pkgmap3d offset_z -15
\i (00:03:22) FORM pkgmap3d offset_z -10
\i (00:03:25) FORM pkgmap3d offset_z -11
\i (00:03:28) FORM pkgmap3d offset_z -10.5
\i (00:03:30) FORM pkgmap3d save_current
\i (00:03:31) FORM pkgmap3d done
\i (00:03:31) setwindow pcb
\i (00:03:31) exit
\e (00:03:31) Do you want to save the changes you made to c1206.dra?
\i (00:03:32) fillin yes
\t (00:03:32) Symbol 'c1206.psm' created.
\t (00:03:32) Journal end - Fri Apr 12 18:51:22 2024

35
smc/allegro.jrl,1 Normal file
View File

@@ -0,0 +1,35 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Fri Apr 12 18:40:47 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=21924 CPUs=12
\t (00:00:02) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:04) Opening existing design...
\i (00:00:04) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "pdfnwb5x6-8l"
\d (00:00:04) Design opened: D:/workspace/GitHub/pcb_lib/smc/pdfnwb5x6-8l.dra
\t (00:00:05) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:05) trapsize 1593
\i (00:00:05) trapsize 1636
\i (00:00:05) trapsize 1593
\i (00:00:05) trapsize 1398
\i (00:00:05) trapsize 1436
\i (00:00:05) trapsize 1476
\t (00:00:05) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:00:05) trapsize 1515
\i (00:00:14) open
\i (00:00:32) fillin "D:/workspace/Cadence/motor/allegro/motor.brd"
\i (00:00:32) cd "D:/workspace/Cadence/motor/allegro"
\t (00:00:32) Opening existing design...
\t (00:00:32) Grids are drawn 0.3200, 0.3200 apart for enhanced viewing.
\i (00:00:32) trapsize 3981
\t (00:00:33) Grids are drawn 0.6400, 0.6400 apart for enhanced viewing.
\i (00:00:33) trapsize 4079
\t (00:00:33) Grids are drawn 163.8400, 163.8400 apart for enhanced viewing.
\t (00:00:33) Grids are drawn 0.6400, 0.6400 apart for enhanced viewing.
\i (00:00:33) trapsize 4071
\i (00:00:33) setwindow form.mini
\i (00:00:33) FORM mini tree 'Components by refdes'
\i (00:00:33) setwindow pcb
\i (00:00:33) trapsize 4071
\t (00:00:33) > Sending response DoneOpenBoard
\t (00:00:33) Journal end - Fri Apr 12 18:41:19 2024

27
smc/batch_drc.log Normal file
View File

@@ -0,0 +1,27 @@
(---------------------------------------------------------------------)
( )
( DRC Update )
( )
( Drawing : f1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 17:55:14 2024 )
( )
(---------------------------------------------------------------------)
========= check shapes 0:00:00
========= check standalone pins 0:00:00
========= check symbols (pins,lines,text) 0:00:00
========= check xnets 0:00:00
========= check nets 0:00:00
========= check standalone branches 0:00:00
========= check standalone filled rectangles 0:00:00
========= check standalone lines 0:00:00
========= check standalone text 0:00:00
========= check standalone rectangles 0:00:00
..... Total number of DRC errors 0
..... DRC update completed, total CPU time 0:00:00
*************************************************************************

BIN
smc/c1206.dra Normal file
View File

Binary file not shown.

23
smc/c1206.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : c1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:51:22 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = c1206.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
smc/c1206.log,1 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : c1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 17:56:15 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = c1206.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/c1206.psm Normal file
View File

Binary file not shown.

14
smc/downrev.log Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : c1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:51:22 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
smc/downrev.log,1 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : pdfnwb5x6-8l.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:02:09 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
smc/downrev.log,2 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : c1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:51:22 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
smc/downrev.log,3 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : c1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:51:22 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

BIN
smc/f1206.dra Normal file
View File

Binary file not shown.

23
smc/f1206.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : f1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 17:55:15 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = f1206.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/f1206.psm Normal file
View File

Binary file not shown.

BIN
smc/led0603.dra
View File

Binary file not shown.

BIN
smc/led0603.psm
View File

Binary file not shown.

BIN
smc/ltv-8x7.dra
View File

Binary file not shown.

BIN
smc/ltv-8x7.psm
View File

Binary file not shown.

1
smc/master.tag Normal file
View File

@@ -0,0 +1 @@
pdfnwb5x6-8l.dra

BIN
smc/pdfnwb5x6-8l.dra
View File

Binary file not shown.

23
smc/pdfnwb5x6-8l.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : pdfnwb5x6-8l.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 18:02:09 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = pdfnwb5x6-8l.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/pdfnwb5x6-8l.psm
View File

Binary file not shown.

3893
smc/stepFacetFiles4Map/F1206.xml Normal file
View File

File diff suppressed because it is too large Load Diff

14354
smc/stepFacetFiles4Map/c1206.xml Normal file
View File

File diff suppressed because it is too large Load Diff

2
smc/stepFacetFiles4Map/stepFileInfo.txt
View File

@@ -11,6 +11,7 @@ SMC.step ! 207133 ! 1710578258
TS-POINT.STEP ! 23849 ! 1710578258
SOD-123FL.step ! 331135 ! 1710578258
ll34.step ! 547277 ! 1711502096
F1206.step ! 87372 ! 1712834850
sot-23-6p.step ! 308752 ! 1712410134
zdyz_imx6ull_core.STEP ! 892431 ! 1712414488
M3x8.step ! 519917 ! 1710578258
@@ -24,3 +25,4 @@ f0603.step ! 196072 ! 1712591701
R0603.step ! 652348 ! 1710578258
STL90N10F7.STEP ! 62745 ! 1711513016
C0805.stp ! 348325 ! 1600360029
c1206.stp ! 348212 ! 1600360320

3
smc/stepFacetFiles4Map/stepFileInfo.txt,1
View File

@@ -11,6 +11,7 @@ SMC.step ! 207133 ! 1710578258
TS-POINT.STEP ! 23849 ! 1710578258
SOD-123FL.step ! 331135 ! 1710578258
ll34.step ! 547277 ! 1711502096
F1206.step ! 87372 ! 1712834850
sot-23-6p.step ! 308752 ! 1712410134
zdyz_imx6ull_core.STEP ! 892431 ! 1712414488
M3x8.step ! 519917 ! 1710578258
@@ -20,6 +21,8 @@ SOT-23-5P.step ! 185960 ! 1710578258
KEY_SOT_P2.step ! 151224 ! 1710578258
RES_CRCW_2512.step ! 33456 ! 1568096060
0805.step ! 57849 ! 1568096060
f0603.step ! 196072 ! 1712591701
R0603.step ! 652348 ! 1710578258
STL90N10F7.STEP ! 62745 ! 1711513016
C0805.stp ! 348325 ! 1600360029
c1206.stp ! 348212 ! 1600360320

BIN
smc/utdfn-1x1-4l-0.pad Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1l.dra Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1l.pad Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1l.ssm Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1r.dra Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1r.pad Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l-1r.ssm Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l.dra Normal file
View File

Binary file not shown.

BIN
smc/utdfn-1x1-4l.psm Normal file
View File

Binary file not shown.