xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

日常更新

Browse Source
This commit is contained in:
XerolySkinner
2025-09-27 11:01:31 +08:00
parent 7394f89550
commit b67fb10b08
109 changed files with 42752 additions and 1562 deletions
Download Patch File Download Diff File Expand all files Collapse all files

57
machine/allegro.jrl
View File

@@ -1,29 +1,28 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Fri Aug 2 06:23:15 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=25644 CPUs=12
\t (00:00:03) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "m3x0_5"
\d (00:00:05) Design opened: D:/workspace/GitHub/pcb_lib/machine/m3x0_5.dra
\i (00:00:06) trapsize 671
\i (00:00:06) trapsize 688
\i (00:00:06) trapsize 671
\i (00:00:06) trapsize 588
\i (00:00:06) trapsize 604
\i (00:00:06) trapsize 621
\i (00:00:06) trapsize 638
\i (00:00:15) open
\i (00:00:25) fillin "D:/workspace/Cadence/cardrive/allegro/cardrive.brd"
\i (00:00:25) cd "D:/workspace/Cadence/cardrive/allegro"
\t (00:00:26) Opening existing design...
\t (00:00:26) Grids are drawn 0.8000, 0.8000 apart for enhanced viewing.
\i (00:00:26) trapsize 5428
\i (00:00:26) trapsize 5562
\t (00:00:26) Grids are drawn 409.6000, 409.6000 apart for enhanced viewing.
\t (00:00:26) Grids are drawn 0.8000, 0.8000 apart for enhanced viewing.
\i (00:00:26) trapsize 6033
\i (00:00:26) trapsize 6033
\t (00:00:26) > Sending response DoneOpenBoard
\t (00:00:26) Journal end - Fri Aug 2 06:23:39 2024
\t (00:00:02) allegro 23.1 P001 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sat May 10 12:52:41 2025
\t (00:00:02) Host=XEROLYSKINNER User=Xeroly Pid=35720 CPUs=16
\t (00:00:02) CmdLine= d:\software\cadence\spb_23.1\tools\bin\allegro.exe D:\Workspace\GitHub\pcb_lib\machine\m3x0_5.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "m3x0_5"
\d (00:00:02) Design opened: D:/Workspace/GitHub/pcb_lib/machine/m3x0_5.dra
\i (00:00:02) trapsize 722
\i (00:00:02) trapsize 743
\i (00:00:02) trapsize 722
\i (00:00:02) trapsize 769
\i (00:00:02) trapsize 816
\i (00:00:02) trapsize 550
\i (00:00:10) step pkg map
\i (00:00:11) fillin yes
\i (00:01:51) setwindow form.pkgmap3d
\i (00:01:51) FORM pkgmap3d offset_z 10.0000
\i (00:01:55) FORM pkgmap3d offset_z 5.0000
\i (00:02:00) FORM pkgmap3d save_current
\i (00:02:02) FORM pkgmap3d done
\i (00:02:03) setwindow pcb
\i (00:02:03) exit
\e (00:02:03) Do you want to save the changes you made to m3x0_5.dra?
\i (00:02:03) fillin yes
\t (00:02:04) Symbol 'm3x0_5.psm' created.
\t (00:02:04) Journal end - Sat May 10 12:54:43 2025