日常更新

This commit is contained in:
2024-03-18 12:56:27 +08:00
parent 7daf83ba31
commit cdf1d1189c
13 changed files with 0 additions and 269 deletions

View File

@@ -1,35 +0,0 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sun Mar 17 14:17:39 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=58964 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\machine\m3x0_5.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "m3x0_5"
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/machine/m3x0_5.dra
\i (00:00:02) trapsize 483
\i (00:00:02) trapsize 496
\i (00:00:03) trapsize 483
\i (00:00:03) trapsize 560
\i (00:00:03) trapsize 574
\i (00:00:03) updateport CVPane
\i (00:00:03) shapeedit
\i (00:00:15) step pkg map
\i (00:00:16) fillin yes
\i (00:01:17) setwindow form.pkgmap3d
\i (00:01:17) FORM pkgmap3d stplist LED_0603_G.STEP
\i (00:01:24) FORM pkgmap3d stplist M3x8.step
\i (00:01:26) FORM pkgmap3d rotation_x 90
\i (00:01:30) FORM pkgmap3d view_orientation 'Front Right'
\i (00:01:34) FORM pkgmap3d hide_board YES
\i (00:01:37) FORM pkgmap3d view_orientation Left
\i (00:01:41) FORM pkgmap3d view_orientation Top
\i (00:01:43) FORM pkgmap3d save_current
\i (00:01:45) FORM pkgmap3d done
\i (00:01:45) setwindow pcb
\i (00:01:45) shapeedit
\i (00:01:46) exit
\e (00:01:46) Do you want to save the changes you made to m3x0_5.dra?
\i (00:01:47) fillin yes
\t (00:01:47) Symbol 'm3x0_5.psm' created.
\t (00:01:47) Journal end - Sun Mar 17 14:19:24 2024

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:19:24 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:19:23 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:19:23 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,23 +0,0 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:19:24 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/machine
Name = m3x0_5.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

View File

@@ -1,37 +0,0 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sun Mar 17 14:20:38 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=42908 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\smd_sw_l9_6-w4_2.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "smd_sw_l9_6-w4_2"
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/smc/smd_sw_l9_6-w4_2.dra
\i (00:00:02) trapsize 440
\i (00:00:02) trapsize 452
\i (00:00:02) trapsize 440
\i (00:00:02) trapsize 510
\i (00:00:02) trapsize 523
\i (00:00:03) updateport CVPane
\i (00:00:03) shapeedit
\i (00:00:16) step pkg map
\i (00:00:17) fillin yes
\i (00:00:20) setwindow form.pkgmap3d
\i (00:00:20) FORM pkgmap3d save_current
\i (00:00:20) FORM pkgmap3d done
\i (00:00:21) setwindow pcb
\i (00:00:21) shapeedit
\i (00:00:22) text edit
\i (00:00:25) pick grid -2.7504 -4.7455
\t (00:00:25) last pick: -2.8000 -4.7000
\i (00:00:35) setwindow pcb
\i (00:00:35) pick -2.7504 -4.7455
\t (00:00:35) Pick text to edit.
\i (00:00:36) prepopup 2.5753 -2.3913
\i (00:00:37) done
\i (00:00:37) shapeedit
\i (00:00:38) exit
\e (00:00:38) Do you want to save the changes you made to smd_sw_l9_6-w4_2.dra?
\i (00:00:38) fillin yes
\t (00:00:39) Symbol 'smd_sw_l9_6-w4_2.psm' created.
\t (00:00:39) Journal end - Sun Mar 17 14:21:16 2024

View File

@@ -1,30 +0,0 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sun Mar 17 14:19:37 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=59684 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\smd_5015.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "smd_5015"
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/smc/smd_5015.dra
\i (00:00:02) trapsize 529
\i (00:00:02) trapsize 543
\i (00:00:02) trapsize 529
\i (00:00:02) trapsize 612
\i (00:00:03) trapsize 629
\i (00:00:03) updateport CVPane
\i (00:00:03) shapeedit
\i (00:00:16) step pkg map
\i (00:00:16) fillin yes
\i (00:00:32) setwindow form.pkgmap3d
\i (00:00:32) FORM pkgmap3d stplist TS-POINT.STEP
\i (00:00:34) FORM pkgmap3d view_orientation 'Front Right'
\i (00:00:36) FORM pkgmap3d save_current
\i (00:00:37) FORM pkgmap3d done
\i (00:00:37) setwindow pcb
\i (00:00:37) shapeedit
\i (00:00:38) exit
\e (00:00:38) Do you want to save the changes you made to smd_5015.dra?
\i (00:00:39) fillin yes
\t (00:00:39) Symbol 'smd_5015.psm' created.
\t (00:00:39) Journal end - Sun Mar 17 14:20:14 2024

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : smd_sw_l9_6-w4_2.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:21:15 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : smd_5015.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:20:14 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : smd_sw_l9_6-w4_2.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:21:15 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,14 +0,0 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : smd_sw_l9_6-w4_2.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:21:15 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

View File

@@ -1,23 +0,0 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : smd_5015.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:20:14 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = smd_5015.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

View File

@@ -1,23 +0,0 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : smd_sw_l9_6-w4_2.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Mar 17 14:21:15 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = smd_sw_l9_6-w4_2.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.