xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

normal

Browse Source
This commit is contained in:
XerolySkinner
2024-08-03 22:47:13 +08:00
parent 79562d2813
commit dce0e46eed
130 changed files with 353796 additions and 33262 deletions
Download Patch File Download Diff File Expand all files Collapse all files

29
machine/allegro.jrl Normal file
View File

@@ -0,0 +1,29 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Fri Aug 2 06:23:15 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=25644 CPUs=12
\t (00:00:03) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "m3x0_5"
\d (00:00:05) Design opened: D:/workspace/GitHub/pcb_lib/machine/m3x0_5.dra
\i (00:00:06) trapsize 671
\i (00:00:06) trapsize 688
\i (00:00:06) trapsize 671
\i (00:00:06) trapsize 588
\i (00:00:06) trapsize 604
\i (00:00:06) trapsize 621
\i (00:00:06) trapsize 638
\i (00:00:15) open
\i (00:00:25) fillin "D:/workspace/Cadence/cardrive/allegro/cardrive.brd"
\i (00:00:25) cd "D:/workspace/Cadence/cardrive/allegro"
\t (00:00:26) Opening existing design...
\t (00:00:26) Grids are drawn 0.8000, 0.8000 apart for enhanced viewing.
\i (00:00:26) trapsize 5428
\i (00:00:26) trapsize 5562
\t (00:00:26) Grids are drawn 409.6000, 409.6000 apart for enhanced viewing.
\t (00:00:26) Grids are drawn 0.8000, 0.8000 apart for enhanced viewing.
\i (00:00:26) trapsize 6033
\i (00:00:26) trapsize 6033
\t (00:00:26) > Sending response DoneOpenBoard
\t (00:00:26) Journal end - Fri Aug 2 06:23:39 2024

44
machine/allegro.jrl,1 Normal file
View File

@@ -0,0 +1,44 @@
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Fri Aug 2 06:19:47 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=24944 CPUs=12
\t (00:00:03) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\machine\m3x0_5.dra
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:06) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "m3x0_5"
\d (00:00:06) Design opened: D:/workspace/GitHub/pcb_lib/machine/m3x0_5.dra
\i (00:00:06) trapsize 653
\i (00:00:06) trapsize 671
\i (00:00:06) trapsize 653
\i (00:00:06) trapsize 573
\i (00:00:06) trapsize 589
\i (00:00:06) trapsize 605
\i (00:00:06) trapsize 621
\i (00:00:07) save
\i (00:00:08) fillin yes
\t (00:00:08) Symbol 'm3x0_5.psm' created.
\i (00:00:10) step pkg map
\i (00:00:11) fillin yes
\i (00:00:16) setwindow form.pkgmap3d
\i (00:00:16) FORM pkgmap3d stplist M3x18.STEP
\i (00:02:49) setwindow pcb
\i (00:02:49) step pkg map
\i (00:02:53) fillin no
\i (00:02:57) setwindow form.pkgmap3d
\i (00:02:57) FORM pkgmap3d rotation_y 90
\i (00:02:59) FORM pkgmap3d rotation_y 0
\i (00:03:00) FORM pkgmap3d rotation_x 90
\i (00:03:02) FORM pkgmap3d hide_board YES
\i (00:03:06) FORM pkgmap3d view_orientation Top
\i (00:03:08) FORM pkgmap3d view_orientation Left
\i (00:03:12) FORM pkgmap3d offset_z 10
\i (00:03:14) FORM pkgmap3d offset_z 20
\i (00:03:17) FORM pkgmap3d offset_z 15
\i (00:03:21) FORM pkgmap3d save_current
\i (00:03:22) FORM pkgmap3d done
\i (00:03:23) setwindow pcb
\i (00:03:23) save
\i (00:03:24) fillin yes
\t (00:03:24) Symbol 'm3x0_5.psm' created.
\i (00:03:25) exit
\t (00:03:25) Journal end - Fri Aug 2 06:23:09 2024

14
machine/downrev.log Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:23:08 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
machine/downrev.log,1 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:19:52 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
machine/downrev.log,2 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:23:08 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
machine/downrev.log,3 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:23:08 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

BIN
machine/m3x0_5.dra
View File

Binary file not shown.

23
machine/m3x0_5.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:23:08 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/machine
Name = m3x0_5.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
machine/m3x0_5.log,1 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 05:25:21 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/š¤×÷żâ/GitHub/pcb_lib/machine
Name = m3x0_5.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
machine/m3x0_5.log,2 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:03:48 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/š¤×÷żâ/GitHub/pcb_lib/machine
Name = m3x0_5.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
machine/m3x0_5.log,3 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : m3x0_5.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:19:52 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/machine
Name = m3x0_5.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
machine/m3x0_5.psm
View File

Binary file not shown.

1
machine/master.tag Normal file
View File

@@ -0,0 +1 @@
m3x0_5.dra

25507
machine/stepFacetFiles4Map/M3x18.xml Normal file
View File

File diff suppressed because it is too large Load Diff

46399
machine/stepFacetFiles4Map/M3x8.xml
View File

File diff suppressed because it is too large Load Diff

4
machine/stepFacetFiles4Map/stepFileInfo.txt
View File

@@ -1,4 +1,6 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
M3x8.step ! 519917 ! 1710578258
P8.step ! 229628 ! 1568096060
M3x18.STEP ! 717806 ! 1722547502
M3x8.step ! 440671 ! 1722533353
LED_0603_G.STEP ! 178570 ! 1710578258

6
machine/stepFacetFiles4Map/stepFileInfo.txt,1 Normal file
View File

@@ -0,0 +1,6 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
P8.step ! 229628 ! 1568096060
M3x18.STEP ! 717806 ! 1722547502
M3x8.step ! 440671 ! 1722533353
LED_0603_G.STEP ! 178570 ! 1710578258