xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

normal

Browse Source
This commit is contained in:
XerolySkinner
2024-08-03 22:47:13 +08:00
parent 79562d2813
commit dce0e46eed
130 changed files with 353796 additions and 33262 deletions
Download Patch File Download Diff File Expand all files Collapse all files

50
smc/allegro.jrl
View File

@@ -1,18 +1,32 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sun Jul 28 23:00:44 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=26612 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\smc\ll34.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged ll34
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/smc/ll34.dra
\i (00:00:02) trapsize 344
\i (00:00:02) trapsize 353
\i (00:00:02) trapsize 344
\i (00:00:03) trapsize 302
\i (00:00:03) trapsize 310
\i (00:00:03) trapsize 319
\i (00:00:03) trapsize 327
\i (00:09:26) exit
\t (00:09:26) Journal end - Sun Jul 28 23:10:09 2024
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Sat Aug 3 21:35:27 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=9888 CPUs=12
\t (00:00:03) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged ll41
\d (00:00:05) Design opened: D:/workspace/GitHub/pcb_lib/smc/ll41.dra
\i (00:00:06) trapsize 335
\i (00:00:06) trapsize 344
\i (00:00:06) trapsize 335
\i (00:00:06) trapsize 294
\i (00:00:06) trapsize 302
\i (00:00:06) trapsize 310
\i (00:00:06) trapsize 319
\i (00:00:09) open
\i (00:00:19) fillin "D:/workspace/Cadence/step-motor/allegro/motor.brd"
\i (00:00:19) cd "D:/workspace/Cadence/step-motor/allegro"
\t (00:00:20) Opening existing design...
\t (00:00:20) Grids are drawn 0.6400, 0.6400 apart for enhanced viewing.
\i (00:00:20) trapsize 5519
\i (00:00:20) trapsize 5655
\t (00:00:20) Grids are drawn 327.6800, 327.6800 apart for enhanced viewing.
\t (00:00:20) Grids are drawn 0.6400, 0.6400 apart for enhanced viewing.
\i (00:00:20) trapsize 6134
\i (00:00:20) setwindow form.mini
\i (00:00:20) FORM mini tree 'Components by refdes'
\i (00:00:20) setwindow pcb
\i (00:00:20) trapsize 6134
\t (00:00:20) > Sending response DoneOpenBoard
\t (00:00:20) Journal end - Sat Aug 3 21:35:45 2024

734
smc/allegro.jrl,1
View File

@@ -1,30 +1,708 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Sun Jul 28 22:59:58 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=21904 CPUs=12
\t (00:00:02) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:04) Opening existing design...
\t (00:00:03) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:03) Journal start - Sat Aug 3 21:13:49 2024
\t (00:00:03) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=15968 CPUs=12
\t (00:00:03) CmdLine= D:\SOFTWARE\Cadence\SPB_17.4\tools\bin\allegro.exe
\t (00:00:03)
(00:00:03) Loading axlcore.cxt
\t (00:00:05) Opening existing design...
\i (00:00:05) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged ll34
\d (00:00:05) Design opened: D:/workspace/GitHub/pcb_lib/smc/ll34.dra
\i (00:00:05) trapsize 344
\i (00:00:05) trapsize 353
\i (00:00:05) trapsize 344
\i (00:00:05) trapsize 302
\i (00:00:05) trapsize 310
\i (00:00:05) trapsize 319
\i (00:00:05) trapsize 327
\i (00:00:08) open
\i (00:00:18) fillin "D:/workspace/Cadence/buck_loop/allegro/buck_loop.brd"
\i (00:00:18) cd "D:/workspace/Cadence/buck_loop/allegro"
\t (00:00:18) Opening existing design...
\i (00:00:18) trapsize 252
\i (00:00:19) trapsize 259
\t (00:00:19) Grids are drawn 12.8000, 12.8000 apart for enhanced viewing.
\i (00:00:19) trapsize 276
\i (00:00:19) setwindow form.mini
\i (00:00:19) FORM mini tree 'Components by refdes'
\i (00:00:19) setwindow pcb
\i (00:00:19) trapsize 276
\t (00:00:19) > Sending response DoneOpenBoard
\t (00:00:19) Journal end - Sun Jul 28 23:00:15 2024
\i (00:00:06) trapsize 353
\i (00:00:06) trapsize 362
\i (00:00:06) trapsize 353
\i (00:00:06) trapsize 310
\i (00:00:06) trapsize 318
\i (00:00:06) trapsize 327
\i (00:00:06) trapsize 336
\i (00:00:10) new
\i (00:00:18) newdrawfillin "ll41.dra" "Package Symbol"
\t (00:00:18) Starting new design...
\i (00:00:19) trapsize 1716
\i (00:00:19) trapsize 1758
\i (00:00:19) trapsize 1716
\t (00:00:19) Grids are drawn 81.2800, 81.2800 apart for enhanced viewing.
\i (00:00:19) trapsize 2572
\i (00:00:19) trapsize 2572
\i (00:00:19) trapsize 2483
\i (00:00:23) param in
\i (00:00:24) setwindow form.parm_in
\i (00:00:24) FORM parm_in browse
\i (00:00:28) fillin "D:/workspace/GitHub/pcb_lib/XerolySkinner.prm"
\i (00:00:29) FORM parm_in execute
\t (00:00:29) Starting Importing parameter file...
\w (00:00:29) WARNING(SPMHGE-269): param in had warnings, use Viewlog to review the log file.
\t (00:00:29) Opening existing design...
\i (00:00:29) setwindow pcb
\i (00:00:29) trapsize 2572
\i (00:00:29) trapsize 2668
\i (00:00:29) trapsize 2572
\i (00:00:30) trapsize 2572
\i (00:00:30) trapsize 2483
\i (00:00:31) setwindow text
\i (00:00:31) close
\i (00:00:32) setwindow form.parm_in
\i (00:00:32) FORM parm_in cancel
\i (00:00:33) setwindow pcb
\i (00:00:33) zoom in 1
\i (00:00:33) setwindow pcb
\i (00:00:33) zoom in -0.2234 -0.1241
\i (00:00:33) trapsize 1241
\i (00:00:36) zoom in 1
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in -1.3654 0.3725
\i (00:00:36) trapsize 621
\i (00:00:36) zoom in 1
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in -1.3654 0.3725
\i (00:00:36) trapsize 310
\i (00:00:36) zoom in 1
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in -1.3653 0.3725
\i (00:00:36) trapsize 155
\i (00:00:36) zoom out 1
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom out 0.0498 -0.0371
\i (00:00:36) trapsize 310
\i (00:00:36) zoom out 1
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom out 0.0498 -0.0371
\i (00:00:37) trapsize 621
\i (00:00:37) zoom out 1
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 0.0498 -0.0372
\i (00:00:37) trapsize 1241
\i (00:00:37) zoom out 1
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 0.0498 -0.0371
\i (00:00:37) trapsize 2483
\i (00:00:38) zoom in 1
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom in -1.0179 -0.5710
\i (00:00:38) trapsize 1241
\i (00:00:41) add pin
\i (00:00:44) setwindow form.mini
\i (00:00:44) FORM mini pad_name ll41
\t (00:00:44) Using 'LL41.pad'.
\i (00:00:47) FORM mini text_name pin
\i (00:00:49) FORM mini x_count 2
\i (00:01:03) FORM mini x_spacing 3.7500
\i (00:01:10) FORM mini rotate_pin 0.000
\t (00:01:10) Using 'LL41.pad'.
\i (00:01:24) setwindow pcb
\i (00:01:24) pick 0 -1.875
\t (00:01:24) last pick: 0.0000 -1.8750
\t (00:01:24) Using 'LL41.pad'.
\i (00:01:26) prepopup 5.8839 -0.3227
\i (00:01:26) oops
\t (00:01:26) Using 'LL41.pad'.
\i (00:01:30) setwindow form.mini
\i (00:01:30) FORM mini next_pin_number 1
\i (00:01:34) setwindow pcb
\i (00:01:34) pick -1.875 0
\t (00:01:34) last pick: -1.8750 0.0000
\t (00:01:34) Using 'LL41.pad'.
\i (00:01:35) prepopup 7.4727 2.5323
\i (00:01:36) done
\t (00:01:36) Exiting from Add Pin.
\i (00:01:37) zoom in 1
\i (00:01:37) setwindow pcb
\i (00:01:37) zoom in -1.0178 -0.6207
\i (00:01:37) trapsize 621
\i (00:01:37) zoom in 1
\i (00:01:37) setwindow pcb
\i (00:01:37) zoom in -1.0178 -0.6207
\i (00:01:37) trapsize 310
\i (00:01:37) zoom out 1
\i (00:01:37) setwindow pcb
\i (00:01:37) zoom out -0.2916 -0.9621
\i (00:01:37) trapsize 621
\i (00:01:37) zoom out 1
\i (00:01:37) setwindow pcb
\i (00:01:37) zoom out -0.2915 -0.9620
\i (00:01:37) trapsize 1241
\i (00:01:43) define grid
\t (00:01:43) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:01:44) setwindow form.grid
\i (00:01:44) FORM grid non_etch non_etch_x_grids 0.01
\i (00:01:45) FORM grid non_etch non_etch_y_grids 0.01
\i (00:01:46) FORM grid done
\i (00:01:49) setwindow pcb
\i (00:01:49) prmed
\i (00:01:51) setwindow form.prmedit
\i (00:01:51) FORM prmedit design
\i (00:01:53) FORM prmedit cancel
\i (00:01:55) setwindow pcb
\i (00:01:55) define grid
\t (00:01:55) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:01:59) setwindow form.grid
\i (00:01:59) FORM grid all_etch all_etch_x_grids 0.1
\i (00:02:00) FORM grid all_etch all_etch_y_grids 0.1
\i (00:02:00) FORM grid done
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out 1
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out -0.5647 0.2793
\t (00:02:02) Grids are drawn 0.2000, 0.2000 apart for enhanced viewing.
\i (00:02:02) trapsize 2483
\i (00:02:02) zoom out 1
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out 4.2453 -0.9186
\i (00:02:02) trapsize 2483
\i (00:02:02) zoom out 1
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out 4.2453 -0.9186
\i (00:02:02) trapsize 2483
\i (00:02:02) zoom out 1
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out 4.2453 -0.9186
\i (00:02:02) trapsize 2483
\i (00:02:02) zoom out 1
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom out 4.2453 -0.9186
\i (00:02:02) trapsize 2483
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3724 0.1738
\i (00:02:03) trapsize 1241
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3724 0.1738
\i (00:02:03) trapsize 621
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3724 0.1738
\i (00:02:03) trapsize 310
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3724 0.1738
\i (00:02:03) trapsize 155
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3725 0.1739
\i (00:02:03) trapsize 78
\i (00:02:03) zoom in 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 0.3725 0.1739
\i (00:02:03) trapsize 39
\i (00:02:03) zoom out 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 0.3725 0.1739
\i (00:02:03) trapsize 78
\i (00:02:03) zoom out 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 0.3725 0.1739
\i (00:02:03) trapsize 155
\i (00:02:03) zoom out 1
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom out 0.3726 0.1740
\i (00:02:03) trapsize 310
\i (00:02:05) label refdes
\t (00:02:05) Grids are drawn 0.0400, 0.0400 apart for enhanced viewing.
\t (00:02:05) Pick text location.
\i (00:02:09) setwindow form.mini
\i (00:02:09) FORM mini text_name asm
\i (00:02:10) setwindow pcb
\i (00:02:10) pick 0 0
\t (00:02:10) last pick: 0.0000 0.0000
\t (00:02:10) Enter text string.
\i (00:02:12) setwindow pcb
\i (00:02:12) pick 0.0000 0.0000
\i (00:02:13) setwindow pcb
\i (00:02:13) prepopup 3.2460 1.8124
\i (00:02:14) next
\i (00:02:15) setwindow form.mini
\i (00:02:15) FORM mini subclass SILKSCREEN_TOP
\i (00:02:15) setwindow pcb
\i (00:02:15) updateport CVPane
\i (00:02:20) setwindow form.mini
\i (00:02:20) FORM mini text_name ski
\i (00:02:22) setwindow pcb
\i (00:02:22) pick 0 0
\t (00:02:22) last pick: 0.0000 0.0000
\t (00:02:22) Enter text string.
\i (00:02:23) setwindow pcb
\i (00:02:23) pick 0.0000 0.0000
\i (00:02:24) setwindow pcb
\i (00:02:24) prepopup 4.6796 1.5517
\i (00:02:24) done
\i (00:02:25) zoom out 1
\i (00:02:25) setwindow pcb
\i (00:02:25) zoom out 4.6610 0.3601
\t (00:02:25) Grids are drawn 0.0800, 0.0800 apart for enhanced viewing.
\i (00:02:25) trapsize 621
\i (00:02:28) add line
\i (00:02:33) setwindow form.mini
\i (00:02:33) FORM mini class 'PACKAGE GEOMETRY'
\i (00:02:36) FORM mini subclass SILKSCREEN_TOP
\i (00:02:36) setwindow pcb
\i (00:02:36) updateport CVPane
\i (00:02:39) setwindow form.mini
\i (00:02:39) FORM mini line_width 0.1500
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom in 1
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom in 0.4408 0.6580
\t (00:02:41) Grids are drawn 0.0400, 0.0400 apart for enhanced viewing.
\i (00:02:41) trapsize 310
\i (00:02:42) zoom in 1
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in 2.6813 1.0428
\t (00:02:42) Grids are drawn 0.0200, 0.0200 apart for enhanced viewing.
\i (00:02:42) trapsize 155
\i (00:02:42) zoom in 1
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in 2.6813 1.0428
\i (00:02:42) trapsize 78
\i (00:02:42) zoom in 1
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in 2.5479 1.0257
\i (00:02:42) trapsize 39
\i (00:02:44) zoom in 1
\i (00:02:44) setwindow pcb
\i (00:02:44) zoom in 2.5410 1.0436
\i (00:02:44) trapsize 19
\i (00:02:44) zoom in 1
\i (00:02:44) setwindow pcb
\i (00:02:44) zoom in 2.5410 1.0436
\i (00:02:44) trapsize 10
\i (00:02:47) pick grid 2.5304 1.0305
\t (00:02:47) last pick: 2.5300 1.0300
\i (00:02:47) prepopup 2.5211 1.0328
\i (00:02:48) oops
\i (00:02:50) pick grid 2.5399 1.0408
\t (00:02:50) last pick: 2.5400 1.0400
\i (00:02:50) prepopup 2.5399 1.0408
\i (00:02:51) oops
\i (00:02:54) define grid
\t (00:02:54) Spacing fields allow simple equations to aid calculations; prefix with =
\i (00:02:56) setwindow form.grid
\i (00:02:56) FORM grid non_etch non_etch_x_grids 0.1
\i (00:02:56) FORM grid non_etch non_etch_y_grids 0.1
\i (00:02:57) FORM grid done
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 1
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 2.5145 1.0293
\i (00:02:58) trapsize 19
\i (00:02:58) zoom out 1
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 2.5145 1.0293
\i (00:02:58) trapsize 39
\i (00:02:58) zoom out 1
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 2.5146 1.0293
\i (00:02:58) trapsize 78
\i (00:02:59) pick grid 2.6061 1.1086
\t (00:02:59) last pick: 2.6000 1.1000
\i (00:03:00) zoom out 1
\i (00:03:00) setwindow pcb
\i (00:03:00) zoom out 2.6853 1.0124
\i (00:03:00) trapsize 155
\i (00:03:00) zoom out 1
\i (00:03:00) setwindow pcb
\i (00:03:00) zoom out 2.6853 1.0123
\i (00:03:00) trapsize 310
\i (00:03:00) zoom out 1
\i (00:03:00) setwindow pcb
\i (00:03:00) zoom out 2.6852 1.0124
\i (00:03:00) trapsize 621
\i (00:03:01) zoom in 1
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in -2.8390 1.3847
\i (00:03:01) trapsize 310
\i (00:03:01) zoom in 1
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in -2.8390 1.3848
\i (00:03:01) trapsize 155
\i (00:03:01) zoom in 1
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in -2.8390 1.3848
\i (00:03:01) trapsize 78
\i (00:03:02) pick grid -2.5503 1.1086
\t (00:03:02) last pick: -2.6000 1.1000
\i (00:03:03) zoom out 1
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom out -2.5938 1.2871
\i (00:03:03) trapsize 155
\i (00:03:03) zoom out 1
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom out -2.5938 1.2870
\i (00:03:03) trapsize 310
\i (00:03:03) zoom out 1
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom out -2.5937 1.2870
\i (00:03:03) trapsize 621
\i (00:03:03) zoom out 1
\i (00:03:03) setwindow pcb
\i (00:03:03) zoom out -2.5937 1.2870
\i (00:03:03) trapsize 1241
\i (00:03:04) zoom in 1
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom in -2.4944 -1.1709
\i (00:03:04) trapsize 621
\i (00:03:04) zoom in 1
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom in -2.4943 -1.1708
\i (00:03:04) trapsize 310
\i (00:03:04) zoom in 1
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom in -2.4943 -1.1708
\i (00:03:04) trapsize 155
\i (00:03:04) zoom in 1
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom in -2.4942 -1.1707
\i (00:03:04) trapsize 78
\i (00:03:04) zoom in 1
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom in -2.4942 -1.1707
\i (00:03:04) trapsize 39
\i (00:03:06) pick grid -2.5702 -1.0512
\t (00:03:06) last pick: -2.6000 -1.1000
\i (00:03:06) zoom out 1
\i (00:03:06) setwindow pcb
\i (00:03:06) zoom out -2.7060 -1.2025
\i (00:03:06) trapsize 78
\i (00:03:06) zoom out 1
\i (00:03:06) setwindow pcb
\i (00:03:06) zoom out -2.7059 -1.2025
\i (00:03:06) trapsize 155
\i (00:03:07) zoom out 1
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom out -2.0728 -1.3142
\i (00:03:07) trapsize 310
\i (00:03:07) zoom out 1
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom out -2.0728 -1.3142
\i (00:03:07) trapsize 621
\i (00:03:08) zoom in 1
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom in 2.9425 -1.1528
\i (00:03:08) trapsize 310
\i (00:03:08) zoom in 1
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom in 2.9426 -1.1528
\i (00:03:08) trapsize 155
\i (00:03:08) zoom in 1
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom in 2.9426 -1.1528
\i (00:03:08) trapsize 78
\i (00:03:09) pick grid 2.6478 -1.0659
\t (00:03:09) last pick: 2.6000 -1.1000
\i (00:03:09) zoom out 1
\i (00:03:09) setwindow pcb
\i (00:03:09) zoom out 2.6928 -1.2661
\i (00:03:09) trapsize 155
\i (00:03:09) zoom out 1
\i (00:03:09) setwindow pcb
\i (00:03:09) zoom out 2.6929 -1.2660
\i (00:03:09) trapsize 310
\i (00:03:09) zoom out 1
\i (00:03:09) setwindow pcb
\i (00:03:09) zoom out 2.6928 -1.2660
\i (00:03:09) trapsize 621
\i (00:03:10) zoom in 1
\i (00:03:10) setwindow pcb
\i (00:03:10) zoom in 2.5936 1.2043
\i (00:03:10) trapsize 310
\i (00:03:10) zoom in 1
\i (00:03:10) setwindow pcb
\i (00:03:10) zoom in 2.5936 1.2044
\i (00:03:10) trapsize 155
\i (00:03:10) zoom in 1
\i (00:03:10) setwindow pcb
\i (00:03:10) zoom in 2.5936 1.2044
\i (00:03:10) trapsize 78
\i (00:03:11) pick grid 2.6107 1.1486
\t (00:03:11) last pick: 2.6000 1.1000
\i (00:03:11) prepopup 2.6091 1.1222
\i (00:03:12) done
\i (00:03:12) zoom out 1
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 2.6045 1.1424
\i (00:03:12) trapsize 155
\i (00:03:12) zoom out 1
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 2.6045 1.1423
\i (00:03:12) trapsize 310
\i (00:03:12) zoom out 1
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 2.6044 1.1424
\i (00:03:12) trapsize 621
\i (00:03:12) zoom out 1
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 2.6045 1.1424
\i (00:03:12) trapsize 1241
\i (00:03:13) zoom in 1
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom in 0.1961 0.0251
\i (00:03:13) trapsize 621
\i (00:03:17) shape add rect
\i (00:03:20) zoom in 1
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -0.0646 0.1617
\i (00:03:20) trapsize 310
\i (00:03:20) zoom in 1
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -0.0646 0.1617
\i (00:03:20) trapsize 155
\i (00:03:20) zoom in 1
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -0.0645 0.1617
\i (00:03:20) trapsize 78
\i (00:03:20) zoom in 1
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -0.0645 0.1617
\i (00:03:20) trapsize 39
\i (00:03:20) zoom in 1
\i (00:03:20) setwindow pcb
\i (00:03:20) zoom in -0.0645 0.1617
\i (00:03:20) trapsize 19
\i (00:03:21) zoom out 1
\i (00:03:21) setwindow pcb
\i (00:03:21) zoom out -0.0644 0.1617
\i (00:03:21) trapsize 39
\i (00:03:21) zoom out 1
\i (00:03:21) setwindow pcb
\i (00:03:21) zoom out -0.0645 0.1617
\i (00:03:21) trapsize 78
\i (00:03:22) zoom out 1
\i (00:03:22) setwindow pcb
\i (00:03:22) zoom out -0.0039 0.5000
\i (00:03:22) trapsize 155
\i (00:03:22) zoom out 1
\i (00:03:22) setwindow pcb
\i (00:03:22) zoom out -0.0039 0.5000
\i (00:03:22) trapsize 310
\i (00:03:23) pick grid 0.0457 1.1393
\t (00:03:23) last pick: 0.0000 1.1000
\i (00:03:26) pick grid -2.5922 -1.0580
\t (00:03:26) last pick: -2.6000 -1.1000
\i (00:03:26) prepopup -1.4439 -1.8090
\i (00:03:27) done
\i (00:03:28) save
\t (00:03:28) Symbol 'll41.psm' created.
\i (00:03:30) zoom out 1
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom out -0.8977 -0.6111
\i (00:03:30) trapsize 621
\i (00:03:36) add rect
\i (00:03:38) setwindow form.mini
\i (00:03:38) FORM mini subclass ASSEMBLY_TOP
\i (00:03:38) setwindow pcb
\i (00:03:38) updateport CVPane
\i (00:03:40) zoom in 1
\i (00:03:40) setwindow pcb
\i (00:03:40) zoom in 2.5533 1.0648
\i (00:03:40) trapsize 310
\i (00:03:40) zoom in 1
\i (00:03:40) setwindow pcb
\i (00:03:40) zoom in 2.5533 1.0649
\i (00:03:40) trapsize 155
\i (00:03:40) zoom in 1
\i (00:03:40) setwindow pcb
\i (00:03:40) zoom in 2.5534 1.0649
\i (00:03:40) trapsize 78
\i (00:03:40) zoom in 1
\i (00:03:40) setwindow pcb
\i (00:03:40) zoom in 2.5534 1.0649
\i (00:03:40) trapsize 39
\i (00:03:42) pick grid 2.5845 1.0796
\t (00:03:42) last pick: 2.6000 1.1000
\i (00:03:43) zoom out 1
\i (00:03:43) setwindow pcb
\i (00:03:43) zoom out 2.6039 0.9539
\i (00:03:43) trapsize 78
\i (00:03:43) zoom out 1
\i (00:03:43) setwindow pcb
\i (00:03:43) zoom out 2.6039 0.9540
\i (00:03:43) trapsize 155
\i (00:03:43) zoom out 1
\i (00:03:43) setwindow pcb
\i (00:03:43) zoom out 2.6039 0.9540
\i (00:03:43) trapsize 310
\i (00:03:43) zoom out 1
\i (00:03:43) setwindow pcb
\i (00:03:43) zoom out 2.6039 0.9541
\i (00:03:43) trapsize 621
\i (00:03:44) zoom in 1
\i (00:03:44) setwindow pcb
\i (00:03:44) zoom in -2.6597 -1.1067
\i (00:03:44) trapsize 310
\i (00:03:44) zoom in 1
\i (00:03:44) setwindow pcb
\i (00:03:44) zoom in -2.6597 -1.1067
\i (00:03:44) trapsize 155
\i (00:03:44) zoom in 1
\i (00:03:44) setwindow pcb
\i (00:03:44) zoom in -2.6597 -1.1067
\i (00:03:44) trapsize 78
\i (00:03:45) pick grid -2.5541 -1.1036
\t (00:03:45) last pick: -2.6000 -1.1000
\i (00:03:45) prepopup -2.9095 -1.1284
\i (00:03:46) done
\i (00:03:48) shape add rect
\i (00:03:50) setwindow form.mini
\i (00:03:50) FORM mini subclass PLACE_BOUND_TOP
\i (00:03:50) setwindow pcb
\i (00:03:50) updateport CVPane
\i (00:03:52) pick grid -2.5945 -1.1005
\t (00:03:52) last pick: -2.6000 -1.1000
\i (00:03:52) zoom out 1
\i (00:03:52) setwindow pcb
\i (00:03:52) zoom out -3.1143 -1.4527
\i (00:03:52) trapsize 155
\i (00:03:52) zoom out 1
\i (00:03:52) setwindow pcb
\i (00:03:52) zoom out -3.1143 -1.4527
\i (00:03:52) trapsize 310
\i (00:03:52) zoom out 1
\i (00:03:52) setwindow pcb
\i (00:03:52) zoom out -3.1143 -1.4528
\i (00:03:52) trapsize 621
\i (00:03:52) zoom out 1
\i (00:03:52) setwindow pcb
\i (00:03:52) zoom out -3.1144 -1.4527
\i (00:03:52) trapsize 1241
\i (00:03:53) zoom in 1
\i (00:03:53) setwindow pcb
\i (00:03:53) zoom in 2.5712 0.4838
\i (00:03:53) trapsize 621
\i (00:03:53) zoom in 1
\i (00:03:53) setwindow pcb
\i (00:03:53) zoom in 2.5712 0.4839
\i (00:03:53) trapsize 310
\i (00:03:55) pick grid 2.6147 1.0549
\t (00:03:55) last pick: 2.6000 1.1000
\i (00:03:55) zoom out 1
\i (00:03:55) setwindow pcb
\i (00:03:55) zoom out 4.7685 3.3143
\i (00:03:55) trapsize 621
\i (00:03:56) zoom in 1
\i (00:03:56) setwindow pcb
\i (00:03:56) zoom in 0.4857 0.0245
\i (00:03:56) trapsize 310
\i (00:03:56) zoom in 1
\i (00:03:56) setwindow pcb
\i (00:03:56) zoom in 0.4857 0.0245
\i (00:03:56) trapsize 155
\i (00:03:57) prepopup 0.4857 0.0245
\i (00:03:57) done
\i (00:03:58) zoom out 1
\i (00:03:58) setwindow pcb
\i (00:03:58) zoom out 1.0226 0.5459
\i (00:03:58) trapsize 310
\i (00:03:58) save
\i (00:03:59) fillin yes
\t (00:03:59) Symbol 'll41.psm' created.
\i (00:19:11) save
\i (00:19:11) fillin yes
\t (00:19:12) Symbol 'll41.psm' created.
\i (00:19:15) step pkg map
\i (00:19:16) fillin yes
\i (00:19:19) setwindow form.pkgmap3d
\i (00:19:19) FORM pkgmap3d stplist ll41.STEP
\i (00:19:22) FORM pkgmap3d overlay YES
\i (00:19:25) FORM pkgmap3d offset_z 2
\i (00:19:27) FORM pkgmap3d view_orientation Top
\i (00:19:30) FORM pkgmap3d offset_y -10
\i (00:19:31) FORM pkgmap3d offset_y 0
\i (00:19:33) FORM pkgmap3d offset_x -1
\i (00:19:35) FORM pkgmap3d offset_x 2
\i (00:19:38) FORM pkgmap3d offset_x 1
\i (00:19:39) FORM pkgmap3d offset_x 1.5
\i (00:19:42) FORM pkgmap3d offset_x 1.75
\i (00:19:51) FORM pkgmap3d offset_x 1.8
\i (00:19:55) FORM pkgmap3d view_orientation Back
\i (00:19:58) FORM pkgmap3d offset_z 1
\i (00:20:00) FORM pkgmap3d offset_z 0.9
\i (00:20:02) FORM pkgmap3d offset_z 0.8
\i (00:20:04) FORM pkgmap3d save_current
\i (00:20:05) FORM pkgmap3d done
\i (00:20:07) setwindow pcb
\i (00:20:07) save
\i (00:20:08) fillin yes
\t (00:20:08) Symbol 'll41.psm' created.
\i (00:20:12) 3d
\i (00:20:25) QtSignal pcb3d_SymbolTab pcb3dSymbolTree itemChanged "~All" "|" 0
\i (00:20:25) QtSignal pcb3d_SymbolTab pcb3dSymbolTree itemClicked All
\i (00:20:26) QtSignal pcb3d_SymbolTab pcb3dSymbolTree itemChanged "~All" "|" 2
\i (00:20:26) QtSignal pcb3d_SymbolTab pcb3dSymbolTree itemClicked All
\i (00:20:29) QtSignal pcb3dViewer pcb3dViewer closed
\i (00:20:32) zoom out 1
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom out -1.0505 0.3659
\i (00:20:32) trapsize 621
\i (00:20:32) zoom out 1
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom out -1.0505 0.3659
\i (00:20:32) trapsize 1241
\i (00:20:32) zoom in 1
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom in -1.0505 0.3659
\i (00:20:32) trapsize 621
\i (00:20:32) zoom in 1
\i (00:20:32) setwindow pcb
\i (00:20:32) zoom in -1.0505 0.3659
\i (00:20:32) trapsize 310
\i (00:20:33) zoom in 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom in -1.0505 0.3659
\i (00:20:33) trapsize 155
\i (00:20:33) zoom in 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom in -1.0505 0.3659
\i (00:20:33) trapsize 78
\i (00:20:33) zoom in 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom in -1.0504 0.3659
\i (00:20:33) trapsize 39
\i (00:20:33) zoom out 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom out -1.0504 0.3659
\i (00:20:33) trapsize 78
\i (00:20:33) zoom out 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom out -1.0503 0.3659
\i (00:20:33) trapsize 155
\i (00:20:33) zoom out 1
\i (00:20:33) setwindow pcb
\i (00:20:33) zoom out -1.0504 0.3659
\i (00:20:33) trapsize 310
\i (00:20:39) shape select
\i (00:20:44) setwindow form.find
\i (00:20:44) FORM find all_off
\i (00:20:45) FORM find all_on
\e (00:20:46) Command not found: deelte
\i (00:20:50) setwindow pcb
\i (00:20:50) color192
\i (00:20:54) QtSignal CVDLayerContainer CVDFilterLayerEntry editingFinished silk
\i (00:20:54) QtSignal CVDLayerContainer CVDVisibilityOff clicked
\i (00:20:55) QtSignal CVDLayerTable VertHeader clickedCheckBox "Silkscreen_Top" 1
\i (00:20:55) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 1 0
\i (00:20:56) QtSignal CVDTabs CVDLayerContainer keyPressEvent 16777248 33554432 false 1
\i (00:20:58) QtSignal CVDLayerContainer CVDFilterLayerEntry editingFinished top
\i (00:20:58) QtSignal CVDLayerTable VertHeader clickedCheckBox Top 1
\i (00:20:58) QtSignal CVDLayerSplitter CVDLayerTable dataChanged 0 0
\i (00:21:00) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (00:21:05) shape select
\i (00:21:06) pick grid -0.0199 -0.0314
\t (00:21:06) last pick: 0.0000 0.0000
\i (00:21:08) drag_start grid -2.5958 0.1983
\t (00:21:08) last pick: -2.6000 0.1983
\i (00:21:09) drag_stop grid -1.1558 0.1983
\t (00:21:09) No DRC errors detected.
\i (00:21:10) prepopup -0.2993 1.8245
\i (00:21:11) done
\i (00:21:12) color192
\i (00:21:13) QtSignal CVDLayerContainer CVDVisibilityOn clicked
\i (00:21:14) QtSignal ColorVisibilityDialog CVDOkButton clicked
\i (00:21:15) save
\i (00:21:15) fillin yes
\t (00:21:16) Symbol 'll41.psm' created.
\i (00:21:17) 3d
\i (00:21:20) QtSignal pcb3dViewer pcb3dViewer closed
\i (00:21:21) save
\i (00:21:21) fillin yes
\t (00:21:22) Symbol 'll41.psm' created.
\i (00:21:23) exit
\t (00:21:23) Journal end - Sat Aug 3 21:35:09 2024

4
smc/batch_drc.log
View File

@@ -2,9 +2,9 @@
( )
( DRC Update )
( )
( Drawing : f1206.dra )
( Drawing : ll34.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 17:55:14 2024 )
( Date/Time : Sat Aug 3 21:11:16 2024 )
( )
(---------------------------------------------------------------------)

27
smc/batch_drc.log,1 Normal file
View File

@@ -0,0 +1,27 @@
(---------------------------------------------------------------------)
( )
( DRC Update )
( )
( Drawing : f1206.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 12 17:55:14 2024 )
( )
(---------------------------------------------------------------------)
========= check shapes 0:00:00
========= check standalone pins 0:00:00
========= check symbols (pins,lines,text) 0:00:00
========= check xnets 0:00:00
========= check nets 0:00:00
========= check standalone branches 0:00:00
========= check standalone filled rectangles 0:00:00
========= check standalone lines 0:00:00
========= check standalone text 0:00:00
========= check standalone rectangles 0:00:00
..... Total number of DRC errors 0
..... DRC update completed, total CPU time 0:00:00
*************************************************************************

29
smc/dangling_lines.rpt Normal file
View File

@@ -0,0 +1,29 @@
(---------------------------------------------------------------------)
( )
( Dangling Line, Via and Antenna Report )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:35:03 2024 )
( )
(---------------------------------------------------------------------)
Report methodology:
- Dangling lines have at least one end not connected.
- Dangling vias have one or no connection
- Plus are not a test, thieving or netshort property via.
- Antenna vias do not have connections on their start and end layers.
- Plus they are not a thieving vias.
- Optionally, VOLTAGE nets, testvias and through vias can be suppressed with
the environment variable report_antennavia.
- Section may be suppressed by variable report_noantennavia.
- Not part of the current partition.
- To suppress items in dangle report add the OK_DANGLE property to the via
or connect line.
<< Summary >>
Total dangling lines: 0
Total dangling vias: 0
Total antenna vias: 0

29
smc/dangling_lines.rpt,1 Normal file
View File

@@ -0,0 +1,29 @@
(---------------------------------------------------------------------)
( )
( Dangling Line, Via and Antenna Report )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:33:58 2024 )
( )
(---------------------------------------------------------------------)
Report methodology:
- Dangling lines have at least one end not connected.
- Dangling vias have one or no connection
- Plus are not a test, thieving or netshort property via.
- Antenna vias do not have connections on their start and end layers.
- Plus they are not a thieving vias.
- Optionally, VOLTAGE nets, testvias and through vias can be suppressed with
the environment variable report_antennavia.
- Section may be suppressed by variable report_noantennavia.
- Not part of the current partition.
- To suppress items in dangle report add the OK_DANGLE property to the via
or connect line.
<< Summary >>
Total dangling lines: 0
Total dangling vias: 0
Total antenna vias: 0

4
smc/downrev.log
View File

@@ -2,9 +2,9 @@
( )
( Downrev Design )
( )
( Drawing : ll34.dra )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:59:48 2024 )
( Date/Time : Sat Aug 3 21:35:08 2024 )
( )
(---------------------------------------------------------------------)

4
smc/downrev.log,1
View File

@@ -2,9 +2,9 @@
( )
( Downrev Design )
( )
( Drawing : f1812.dra )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:43:54 2024 )
( Date/Time : Sat Aug 3 21:35:02 2024 )
( )
(---------------------------------------------------------------------)

4
smc/downrev.log,2
View File

@@ -2,9 +2,9 @@
( )
( Downrev Design )
( )
( Drawing : ll34.dra )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:59:48 2024 )
( Date/Time : Sat Aug 3 21:35:08 2024 )
( )
(---------------------------------------------------------------------)

4
smc/downrev.log,3
View File

@@ -2,9 +2,9 @@
( )
( Downrev Design )
( )
( Drawing : ll34.dra )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:59:48 2024 )
( Date/Time : Sat Aug 3 21:35:08 2024 )
( )
(---------------------------------------------------------------------)

BIN
smc/ll34.dra
View File

Binary file not shown.

2
smc/ll34.log
View File

@@ -4,7 +4,7 @@
( )
( Drawing : ll34.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:59:48 2024 )
( Date/Time : Sat Aug 3 21:12:15 2024 )
( )
(---------------------------------------------------------------------)

23
smc/ll34.log,1 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll34.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun Jul 28 22:59:48 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll34.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
smc/ll34.log,2 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll34.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:11:56 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll34.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/ll34.pad
View File

Binary file not shown.

BIN
smc/ll34.psm
View File

Binary file not shown.

BIN
smc/ll41.dra Normal file
View File

Binary file not shown.

23
smc/ll41.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:35:08 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll41.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
smc/ll41.log,1 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:32:58 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll41.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
smc/ll41.log,2 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:33:54 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll41.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

23
smc/ll41.log,3 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Sat Aug 3 21:35:02 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = ll41.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/ll41.pad Normal file
View File

Binary file not shown.

BIN
smc/ll41.psm Normal file
View File

Binary file not shown.

2
smc/master.tag
View File

@@ -1 +1 @@
ll34.dra
ll41.dra

72
smc/padstack_editor.jrl
View File

@@ -1,47 +1,29 @@
\t (00:00:01) padstack_editor 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:01) Journal start - Sun Jul 28 22:28:03 2024
\t (00:00:01) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=14944 CPUs=12
\t (00:00:01) CmdLine= d:\software\cadence\spb_17.4\tools\bin\padstack_editor.exe D:\workspace\GitHub\pcb_lib\smc\0201.pad
\t (00:00:01) Journal start - Sat Aug 3 21:12:37 2024
\t (00:00:01) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=21640 CPUs=12
\t (00:00:01) CmdLine= d:\software\cadence\spb_17.4\tools\bin\padstack_editor.exe D:\workspace\GitHub\pcb_lib\smc\ll41.pad
\t (00:00:01)
\d (00:00:03) QtSignal MainWindow New triggered
\d (00:00:06) QtSignal fileNewDialog dirPath editingFinished 1812
\d (00:00:09) QtSignal fileNewDialog dataCombo CurrentIndexChanged "SMD Pin"
\d (00:00:10) QtSignal fileNewDialog OK clicked
\d (00:00:11) QtSignal GuidedTabsParent NewPads currentRowChanged 1
\d (00:00:11) QtSignal GuidedTabsParent NewPads itemSelectionChanged Square
\d (00:00:11) QtSignal GuidedTabsParent NewPads itemClicked Square
\d (00:00:12) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:00:15) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777251 134217728 false +
\d (00:00:15) QtSignal 1
\d (00:00:20) QtSignal GuidedTabsParent GuidedTabs currentChanged Start
\d (00:00:22) QtSignal GuidedTabsParent NewPads currentRowChanged 3
\d (00:00:22) QtSignal GuidedTabsParent NewPads itemSelectionChanged Rectangle
\d (00:00:22) QtSignal GuidedTabsParent NewPads itemClicked Rectangle
\d (00:00:24) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:00:25) QtSignal GuidedDesignLayersTab LayersTable cellClicked 0 "Regular Pad" 0 2
\d (00:00:29) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777248 33554432 false +
\d (00:00:29) QtSignal 1
\d (00:00:30) QtSignal GuidedDesignLayersTab PadWidth editingFinished "1.7800"
\d (00:00:39) QtSignal GuidedDesignLayersTab PadHeight editingFinished "3.2000"
\d (00:00:48) QtSignal GuidedTabsParent GuidedTabs currentChanged "Mask Layers"
\d (00:00:51) QtSignal GuidedMaskLayersTab LayersTable cellClicked 0 Pad 0 1
\d (00:00:52) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:00:52) QtSignal 1
\d (00:00:54) QtSignal GuidedMaskLayersTab PadWidth editingFinished "1.7800"
\d (00:01:04) QtSignal GuidedMaskLayersTab PadWidth editingFinished "1.8800"
\d (00:01:07) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:01:07) QtSignal 1
\d (00:01:10) QtSignal GuidedMaskLayersTab PadHeight editingFinished "3.3000"
\d (00:01:14) QtSignal GuidedMaskLayersTab LayersTable itemSelectionChanged 2 Pad
\d (00:01:14) QtSignal GuidedMaskLayersTab LayersTable cellClicked 2 Pad 2 1
\d (00:01:16) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:01:16) QtSignal 1
\d (00:01:17) QtSignal GuidedMaskLayersTab PadWidth editingFinished "1.7800"
\d (00:01:19) QtSignal GuidedMaskLayersTab PadHeight editingFinished "3.2000"
\d (00:01:26) QtSignal GuidedTabsParent GuidedTabs currentChanged Options
\d (00:01:27) QtSignal GuidedTabsParent GuidedTabs currentChanged Summary
\d (00:01:28) QtSignal GuidedTabsParent GuidedTabs currentChanged "Mask Layers"
\d (00:01:28) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:01:35) QtSignal MainWindow Save triggered
\w (00:01:35) WARNING(SPMHUT-48): Scaled value has been rounded off.
\t (00:01:37) Journal end - Sun Jul 28 22:29:39 2024
\d (00:00:35) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:00:36) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777248 33554432 false +
\d (00:00:36) QtSignal 1
\d (00:00:38) QtSignal GuidedDesignLayersTab PadWidth editingFinished "1.2500"
\d (00:00:38) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777251 134217728 false +
\d (00:00:38) QtSignal 1
\d (00:00:40) QtSignal GuidedDesignLayersTab PadHeight editingFinished "2.0000"
\d (00:00:41) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777251 134217728 false +
\d (00:00:41) QtSignal 1
\d (00:00:43) QtSignal GuidedTabsParent GuidedTabs currentChanged "Mask Layers"
\d (00:00:44) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:00:44) QtSignal 1
\d (00:00:48) QtSignal GuidedMaskLayersTab PadWidth editingFinished "1.3000"
\d (00:00:50) QtSignal GuidedMaskLayersTab PadHeight editingFinished "2.0500"
\d (00:00:51) QtSignal GuidedMaskLayersTab LayersTable itemSelectionChanged 1 Pad
\d (00:00:51) QtSignal GuidedMaskLayersTab LayersTable cellClicked 1 Pad 1 1
\d (00:00:52) QtSignal GuidedMaskLayersTab LayersTable itemSelectionChanged 2 Pad
\d (00:00:52) QtSignal GuidedMaskLayersTab LayersTable cellClicked 2 Pad 2 1
\d (00:00:53) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:00:53) QtSignal 1
\d (00:00:54) QtSignal GuidedMaskLayersTab PadWidth editingFinished "1.2500"
\d (00:00:54) QtSignal GuidedMaskLayersTab PadHeight editingFinished "2.0000"
\d (00:00:56) QtSignal MainWindow Save triggered
\t (00:00:57) Journal end - Sat Aug 3 21:13:33 2024

39
smc/padstack_editor.jrl,1
View File

@@ -1,14 +1,29 @@
\t (00:00:01) padstack_editor 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:01) Journal start - Sun Jul 28 22:27:40 2024
\t (00:00:01) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=21076 CPUs=12
\t (00:00:01) CmdLine= d:\software\cadence\spb_17.4\tools\bin\padstack_editor.exe D:\workspace\GitHub\pcb_lib\smc\0201.pad
\t (00:00:01) Journal start - Sat Aug 3 21:05:27 2024
\t (00:00:01) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=7456 CPUs=12
\t (00:00:01) CmdLine= d:\software\cadence\spb_17.4\tools\bin\padstack_editor.exe D:\workspace\GitHub\pcb_lib\smc\ll34.pad
\t (00:00:01)
\d (00:00:03) QtSignal MainWindow New triggered
\d (00:00:07) QtSignal fileNewDialog dirPath editingFinished 1812
\d (00:00:08) QtSignal fileNewDialog dataCombo CurrentIndexChanged "SMD Pin"
\d (00:00:10) QtSignal fileNewDialog OK clicked
\d (00:00:12) QtSignal GuidedTabsParent NewPads currentRowChanged 1
\d (00:00:12) QtSignal GuidedTabsParent NewPads itemSelectionChanged Square
\d (00:00:12) QtSignal GuidedTabsParent NewPads itemClicked Square
\d (00:00:21) QtFillin No
\t (00:00:21) Journal end - Sun Jul 28 22:28:01 2024
\d (00:00:06) QtSignal GuidedTabsParent GuidedTabs currentChanged Drill
\d (00:00:07) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:00:13) QtSignal GuidedDesignLayersTab LayersTable cellClicked 0 "Regular Pad" 0 2
\d (00:00:29) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777251 134217728 false +
\d (00:00:29) QtSignal 1
\d (00:00:31) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777251 134217728 false +
\d (00:00:31) QtSignal 1
\d (00:03:04) QtSignal GuidedTabsParent GuidedDesignLayersTab keyPressEvent 16777248 33554432 false +
\d (00:03:04) QtSignal 1
\d (00:03:05) QtSignal GuidedDesignLayersTab PadHeight editingFinished "1.0000"
\d (00:03:08) QtSignal GuidedTabsParent GuidedTabs currentChanged "Mask Layers"
\d (00:03:09) QtSignal GuidedMaskLayersTab LayersTable cellClicked 0 Pad 0 1
\d (00:03:11) QtSignal GuidedMaskLayersTab PadHeight editingFinished "1.5500"
\d (00:03:13) QtSignal GuidedMaskLayersTab LayersTable itemSelectionChanged 2 Pad
\d (00:03:13) QtSignal GuidedMaskLayersTab LayersTable cellClicked 2 Pad 2 1
\d (00:03:17) QtSignal GuidedTabsParent GuidedMaskLayersTab keyPressEvent 16777248 33554432 false +
\d (00:03:17) QtSignal 1
\d (00:03:17) QtSignal GuidedMaskLayersTab PadHeight editingFinished "1.0000"
\d (00:03:19) QtSignal GuidedMaskLayersTab LayersTable itemSelectionChanged 0 Pad
\d (00:03:19) QtSignal GuidedMaskLayersTab LayersTable cellClicked 0 Pad 0 1
\d (00:03:21) QtSignal GuidedMaskLayersTab PadHeight editingFinished "1.0500"
\d (00:03:24) QtSignal GuidedTabsParent GuidedTabs currentChanged "Design Layers"
\d (00:03:27) QtSignal MainWindow Save triggered
\t (00:03:28) Journal end - Sat Aug 3 21:08:54 2024

8
smc/param_read.log
View File

@@ -2,15 +2,15 @@
( )
( Parameter File READ )
( )
( Drawing : smb.dra )
( Drawing : ll41.dra )
( Software Version : 17.4S035 )
( Date/Time : Thu Jul 11 02:24:02 2024 )
( Date/Time : Sat Aug 3 21:14:15 2024 )
( )
(---------------------------------------------------------------------)
Paramfile Name : D:/¹¤×÷¿â/GitHub/pcb_lib/XerolySkinner.prm
Layout Name : smb.dra
Paramfile Name : D:/workspace/GitHub/pcb_lib/XerolySkinner.prm
Layout Name : ll41.dra
Reading...parameter_header:
Reading...db_common_type:

128
smc/param_read.log,1 Normal file
View File

@@ -0,0 +1,128 @@
(---------------------------------------------------------------------)
( )
( Parameter File READ )
( )
( Drawing : smb.dra )
( Software Version : 17.4S035 )
( Date/Time : Thu Jul 11 02:24:02 2024 )
( )
(---------------------------------------------------------------------)
Paramfile Name : D:/¹¤×÷¿â/GitHub/pcb_lib/XerolySkinner.prm
Layout Name : smb.dra
Reading...parameter_header:
Reading...db_common_type:
Reading...grid_parms_type:
WARNING: The value of element <etchcount> is not equal to the number of
user defined subclass under ETCH class.
Reading...UnusedPadsSuppressionSettings:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
WARNING: Unmatched Data - Field Name: subclass , Value: "SIGNEDTOP"
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
WARNING: Unmatched Data - Field Name: subclass , Value: "SIGNEDBOTTOM"
Reading...art_class_type:
Reading...art_class_type:
Reading...color_table_table:
Reading...ColorParmType:
Reading...profileCustomColors:
Reading...text_size_table:
Reading...drf_parm_type:
Reading...av_parm_type:
Reading...dynfill_parm_type:
Reading...probe_parm_type:
Reading...ifp_parm_type:
Reading...ministat_parm_type:
WARNING: Unmatched Data - Field Name: acon_active_sc , Value: "SIGNEDTOP"
Reading...ats_parm_type:
Reading...placement_parameter_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
..... Total number of errors: 0.
..... Total number of warnings: 4.

128
smc/param_read.log,2 Normal file
View File

@@ -0,0 +1,128 @@
(---------------------------------------------------------------------)
( )
( Parameter File READ )
( )
( Drawing : sma.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 04:07:33 2024 )
( )
(---------------------------------------------------------------------)
Paramfile Name : D:/workspace/GitHub/pcb_lib/XerolySkinner.prm
Layout Name : sma.dra
Reading...parameter_header:
Reading...db_common_type:
Reading...grid_parms_type:
WARNING: The value of element <etchcount> is not equal to the number of
user defined subclass under ETCH class.
Reading...UnusedPadsSuppressionSettings:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
WARNING: Unmatched Data - Field Name: subclass , Value: "SIGNEDTOP"
Reading...art_class_type:
Reading...art_class_type:
Reading...artwork_film:
Reading...art_film_type:
Reading...art_film_block_type:
Reading...art_class_type:
WARNING: Unmatched Data - Field Name: subclass , Value: "SIGNEDBOTTOM"
Reading...art_class_type:
Reading...art_class_type:
Reading...color_table_table:
Reading...ColorParmType:
Reading...profileCustomColors:
Reading...text_size_table:
Reading...drf_parm_type:
Reading...av_parm_type:
Reading...dynfill_parm_type:
Reading...probe_parm_type:
Reading...ifp_parm_type:
Reading...ministat_parm_type:
WARNING: Unmatched Data - Field Name: acon_active_sc , Value: "SIGNEDTOP"
Reading...ats_parm_type:
Reading...placement_parameter_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
Reading...backdrill_parm_type:
..... Total number of errors: 0.
..... Total number of warnings: 4.

BIN
smc/r0805.dra
View File

Binary file not shown.

2
smc/r0805.log
View File

@@ -4,7 +4,7 @@
( )
( Drawing : r0805.dra )
( Software Version : 17.4S035 )
( Date/Time : Sun May 5 20:21:04 2024 )
( Date/Time : Fri Aug 2 06:28:08 2024 )
( )
(---------------------------------------------------------------------)

2
smc/r0805.log,1
View File

@@ -4,7 +4,7 @@
( )
( Drawing : r0805.dra )
( Software Version : 17.4S035 )
( Date/Time : Wed Apr 24 20:28:07 2024 )
( Date/Time : Fri Apr 26 14:36:09 2024 )
( )
(---------------------------------------------------------------------)

2
smc/r0805.log,2
View File

@@ -4,7 +4,7 @@
( )
( Drawing : r0805.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Apr 26 14:36:09 2024 )
( Date/Time : Sun May 5 20:21:04 2024 )
( )
(---------------------------------------------------------------------)

23
smc/r0805.log,3 Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : r0805.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 06:27:30 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/š¤×÷żâ/GitHub/pcb_lib/smc
Name = r0805.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
smc/r0805.psm
View File

Binary file not shown.

BIN
smc/sma.dra Normal file
View File

Binary file not shown.

23
smc/sma.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : sma.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 04:13:41 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = sma.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

24
smc/sma.log,1 Normal file
View File

@@ -0,0 +1,24 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : sma.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Aug 2 04:12:54 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/smc
Name = sma.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
ERROR(SPMHCS-1): Symbol is missing a refdes.
ERROR(SPMHA1-291): Create symbol has been aborted.

BIN
smc/sma.pad Normal file
View File

Binary file not shown.

BIN
smc/sma.psm Normal file
View File

Binary file not shown.

7562
smc/stepFacetFiles4Map/R0805.xml
View File

File diff suppressed because it is too large Load Diff

10333
smc/stepFacetFiles4Map/ll41.xml Normal file
View File

File diff suppressed because it is too large Load Diff

4
smc/stepFacetFiles4Map/stepFileInfo.txt
View File

@@ -18,15 +18,17 @@ sot-23-6p.step ! 308752 ! 1712410134
zdyz_imx6ull_core.STEP ! 892431 ! 1712414488
M3x8.step ! 519917 ! 1710578258
sod-323.step ! 94263 ! 1711640831
R2512.step ! 82513 ! 1710578258
LED_0603_G.STEP ! 178570 ! 1710578258
SOT-23-5P.step ! 185960 ! 1710578258
KEY_SOT_P2.step ! 151224 ! 1710578258
RES_CRCW_2512.step ! 33456 ! 1568096060
0805.step ! 57849 ! 1568096060
ll41.STEP ! 101103 ! 1722691967
f0603.step ! 196072 ! 1712591701
R0603.step ! 652348 ! 1710578258
STL90N10F7.STEP ! 62745 ! 1711513016
R0805.step ! 141000 ! 1714113199
R0805.step ! 87675 ! 1722551163
C0805.stp ! 348325 ! 1600360029
0603.step ! 57899 ! 1568096060
c1206.stp ! 348212 ! 1600360320

4
smc/stepFacetFiles4Map/stepFileInfo.txt,1
View File

@@ -1,5 +1,6 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
f1812.STEP ! 49198 ! 1722177796
qfn-24.step ! 1567549 ! 1712410006
ID8.STEP ! 399445 ! 1711694856
rp0603.step ! 814212 ! 1711676791
@@ -17,6 +18,7 @@ sot-23-6p.step ! 308752 ! 1712410134
zdyz_imx6ull_core.STEP ! 892431 ! 1712414488
M3x8.step ! 519917 ! 1710578258
sod-323.step ! 94263 ! 1711640831
R2512.step ! 82513 ! 1710578258
LED_0603_G.STEP ! 178570 ! 1710578258
SOT-23-5P.step ! 185960 ! 1710578258
KEY_SOT_P2.step ! 151224 ! 1710578258
@@ -25,7 +27,7 @@ RES_CRCW_2512.step ! 33456 ! 1568096060
f0603.step ! 196072 ! 1712591701
R0603.step ! 652348 ! 1710578258
STL90N10F7.STEP ! 62745 ! 1711513016
R0805.step ! 141000 ! 1714113199
R0805.step ! 87675 ! 1722551163
C0805.stp ! 348325 ! 1600360029
0603.step ! 57899 ! 1568096060
c1206.stp ! 348212 ! 1600360320