xerolyskinner/pcb_lib
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

日常更新

Browse Source
This commit is contained in:
XerolySkinner
2024-03-31 21:26:49 +08:00
parent 619ad9e57a
commit e5eacc6a0c
58 changed files with 210853 additions and 38319 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
thr/allegro.jrl Normal file
View File

@@ -0,0 +1,44 @@
\t (00:00:02) allegro 17.4 S035 Windows SPB 64-bit Edition
\t (00:00:02) Journal start - Fri Mar 29 16:03:03 2024
\t (00:00:02) Host=LAPTOP-XEROLYSK User=XerolySkinner Pid=3376 CPUs=12
\t (00:00:02) CmdLine= d:\software\cadence\spb_17.4\tools\bin\allegro.exe D:\workspace\GitHub\pcb_lib\thr\thr_conn-th-2x5p.dra
\t (00:00:02)
(00:00:02) Loading axlcore.cxt
\t (00:00:02) Opening existing design...
\i (00:00:02) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged "thr_conn-th-2x5p"
\d (00:00:02) Design opened: D:/workspace/GitHub/pcb_lib/thr/thr_conn-th-2x5p.dra
\t (00:00:02) Grids are drawn 0.2002, 0.2002 apart for enhanced viewing.
\i (00:00:02) trapsize 1375
\i (00:00:02) trapsize 1412
\i (00:00:03) trapsize 1375
\i (00:00:03) trapsize 1206
\i (00:00:03) trapsize 1239
\i (00:00:03) trapsize 1274
\t (00:00:03) Grids are drawn 0.2002, 0.2002 apart for enhanced viewing.
\i (00:00:03) trapsize 1308
\i (00:00:23) step pkg map
\i (00:00:24) fillin yes
\i (00:00:38) setwindow form.pkgmap3d
\i (00:00:38) FORM pkgmap3d stplist thr_conn-th-2x5p.STEP
\i (00:00:39) FORM pkgmap3d overlay YES
\i (00:00:42) FORM pkgmap3d rotation_x 90
\i (00:00:45) FORM pkgmap3d view_orientation Back
\i (00:00:48) FORM pkgmap3d view_orientation Top
\i (00:00:51) FORM pkgmap3d view_orientation Bottom
\i (00:00:52) FORM pkgmap3d hide_board YES
\i (00:00:56) FORM pkgmap3d offset_y -1
\i (00:00:58) FORM pkgmap3d offset_y -2
\i (00:01:01) FORM pkgmap3d offset_y 1
\i (00:01:02) FORM pkgmap3d offset_y 2
\i (00:01:04) FORM pkgmap3d offset_y 0
\i (00:01:08) FORM pkgmap3d offset_y 0.5
\i (00:01:13) FORM pkgmap3d view_orientation Top
\i (00:01:17) FORM pkgmap3d view_orientation 'Front Left'
\i (00:01:20) FORM pkgmap3d save_current
\i (00:01:21) FORM pkgmap3d done
\i (00:01:24) setwindow pcb
\i (00:01:24) save
\i (00:01:25) fillin yes
\t (00:01:25) Symbol 'thr_conn-th-2x5p.psm' created.
\i (00:01:26) exit
\t (00:01:27) Journal end - Fri Mar 29 16:04:28 2024

14
thr/downrev.log Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : thr_conn-th-2x5p.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Mar 29 16:04:27 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
thr/downrev.log,1 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : thr_conn-th-2x5p.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Mar 29 16:04:26 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

14
thr/downrev.log,2 Normal file
View File

@@ -0,0 +1,14 @@
(---------------------------------------------------------------------)
( )
( Downrev Design )
( )
( Drawing : thr_conn-th-2x5p.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Mar 29 16:04:26 2024 )
( )
(---------------------------------------------------------------------)
Changes made to design for 17.2 compatibility.

1
thr/master.tag Normal file
View File

@@ -0,0 +1 @@
thr_conn-th-2x5p.dra

63499
thr/stepFacetFiles4Map/EPS01S.xml Normal file
View File

File diff suppressed because it is too large Load Diff

3
thr/stepFacetFiles4Map/stepFileInfo.txt
View File

@@ -1,7 +1,10 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
EPS01S.step ! 2352785 ! 1711681659
CONN-4P-P5.STEP ! 1114691 ! 1711644010
thr-3r090tb.step ! 2404583 ! 1711452688
DIP_2x5.step ! 720870 ! 1710578258
CONN-2P-P5.step ! 1193777 ! 1710578258
thr_conn-th-2x5p.STEP ! 642474 ! 1711699369
thr_dip_1x4.step ! 336882 ! 1711691285
CONN-8P-P5.STEP ! 1116390 ! 1711644114

3
thr/stepFacetFiles4Map/stepFileInfo.txt,1
View File

@@ -1,6 +1,9 @@
#STEP_FILE ! FILE_SIZE ! MOD_TIME
EPS01S.step ! 2352785 ! 1711681659
CONN-4P-P5.STEP ! 1114691 ! 1711644010
thr-3r090tb.step ! 2404583 ! 1711452688
DIP_2x5.step ! 720870 ! 1710578258
CONN-2P-P5.step ! 1193777 ! 1710578258
thr_dip_1x4.step ! 336882 ! 1711691285
CONN-8P-P5.STEP ! 1116390 ! 1711644114

31178
thr/stepFacetFiles4Map/thr_conn-th-2x5p.xml Normal file
View File

File diff suppressed because it is too large Load Diff

11849
thr/stepFacetFiles4Map/thr_dip_1x4.xml Normal file
View File

File diff suppressed because it is too large Load Diff

BIN
thr/thr_conn-th-2x5p.dra Normal file
View File

Binary file not shown.

23
thr/thr_conn-th-2x5p.log Normal file
View File

@@ -0,0 +1,23 @@
(---------------------------------------------------------------------)
( )
( CREATE SYMBOL )
( )
( Drawing : thr_conn-th-2x5p.dra )
( Software Version : 17.4S035 )
( Date/Time : Fri Mar 29 16:04:27 2024 )
( )
(---------------------------------------------------------------------)
Create Symbol of type: PACKAGE
Directory = D:/workspace/GitHub/pcb_lib/thr
Name = thr_conn-th-2x5p.psm
User = XerolySkinner
Machine = LAPTOP-XEROLYSK
Create symbol started.
Create symbol completed.

BIN
thr/thr_conn-th-2x5p.psm Normal file
View File

Binary file not shown.

BIN
thr/thr_dip_1x4.dra Normal file
View File

Binary file not shown.

BIN
thr/thr_dip_1x4.psm Normal file
View File

Binary file not shown.

BIN
thr/thr_esp-01s.dra
View File

Binary file not shown.

BIN
thr/thr_esp-01s.psm
View File

Binary file not shown.